



Integrated Device Technology, Inc.

CMOS SERIAL-TO-PARALLEL FIFO

2048 x 9

4096 x 9

IDT72132

IDT72142

FEATURES:

- 35ns parallel-port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- Available in the 28-pin plastic DIP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:


The IDT72132/72142 are high-speed, low-power serial-to-parallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDT's parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDT's unique Flexshift serial expansion logic (SIX, \overline{NW}) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDT's high-speed submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



DIP TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

DECEMBER 1996

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
SI	Serial Input	I	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF, and EF go LOW. A reset is required before an initial WRITE after power-up. R must be HIGH during an RS cycle.
\overline{NW}	Next Write	I	To program the Serial In word width, connect \overline{NW} with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock	I	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
\overline{R}	Read	I	When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, \overline{EF} must be HIGH. When the FIFO is empty (\overline{EF} -LOW), the internal READ operation is blocked and Q0-Q8 are in a high impedance condition.
$\overline{FL/RT}$	First Load/ Retransmit	I	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{R} must be HIGH and SICP must be LOW before setting $\overline{FL/RT}$ LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
\overline{XI}	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SIX	Serial Input Expansion	I	In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied HIGH.
\overline{OE}	Output Enable	I	When \overline{OE} is set LOW, the parallel output buffers receive data from the RAM array. When \overline{OE} is set HIGH, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	O	Data outputs for 9-bit wide data.
\overline{FF}	Full Flag	O	When \overline{FF} goes LOW, the device is full and data must not be clocked by SICP. When \overline{FF} is HIGH, the device is not full. See the diagram on page 7 for more details.
\overline{EF}	Empty Flag	O	When \overline{EF} goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
\overline{AEF}	Almost-Empty/ Almost-Full Flag	O	When \overline{AEF} is LOW, the device is empty to 1/8 full or 7/8 to completely full. When \overline{AEF} is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
\overline{XO}/HF	Expansion Out/ Half-Full Flag	O	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
D7, D8	Data Set	O	The appropriate Data Set pin (D7, D8) is connected to \overline{NW} to program the Serial In data word width. For example: D7 - \overline{NW} programs a 8-bit word width, D8 - \overline{NW} programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

STATUS FLAGS

Number of Words in FIFO		FF	AEF	HF	EF
IDT72132	IDT72142				
0	0	H	L	H	L
1-255	1-511	H	L	H	H
256-1024	512-2048	H	H	H	H
1025-1792	2049-3584	H	H	L	H
1793-2047	3585-4095	H	L	L	H
2048	4096	L	L	L	H

2752 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 2752 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	—	—	V
V _{IL} ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE:

2752 tbl 04

- 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	pF

NOTE: 2752 tbl 05

- This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	IDT72132/IDT72142 Commercial			Unit
		Min.	Typ.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	μA
I _{OL} ⁽²⁾	Output Leakage Current	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OUT} = -2mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OUT} = 8mA	—	—	0.4	V
I _{CC1} ⁽³⁾	Power Supply Current	—	90	140	mA
I _{CC2} ⁽³⁾	Average Standby Current (R = RS = FL/RT = V _{IH}) (SICP = V _{IL})	—	8	12	mA
I _{CC3(L)} ^(3,4)	Power Down Current	—	—	2	mA

NOTES:

2752 tbl 06

- Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
- $R \leq V_{IL}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
- I_{CC} measurements are made with outputs open.

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Commercial				Unit
		IDT72132L35 IDT72142L35		IDT72132L50 IDT72142L50		
		Min.	Max.	Min.	Max.	
tS	Parallel Shift Frequency	—	22.2	—	15	MHz
tSICP	Serial-InShift Frequency	—	50	—	40	MHz
PARALLEL OUTPUT TIMINGS						
tA	Access Time	—	35	—	50	ns
tRR	Read Recovery Time	10	—	15	—	ns
tRPW	Read Pulse Width	35	—	50	—	ns
tRC	Read Cycle Time	45	—	65	—	ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5	—	10	—	ns
tRHZ	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾	—	20	—	30	ns
tDV	Data Valid from Read Pulse HIGH	5	—	5	—	ns
tOEZ	Output Enable to High-Z (Disable) ⁽¹⁾	—	15	—	15	ns
tOELZ	Output Enable to Low-Z (Enable) ⁽¹⁾	5	—	5	—	ns
tAOE	Output Enable to Data Valid (Q0-8)	—	20	—	22	ns
SERIAL INPUT TIMINGS						
tSIS	Serial Data in Set-Up Time to SICP Rising Edge	12	—	15	—	ns
tSIH	Serial Data in Hold Time to SICP Rising Edge	0	—	0	—	ns
tSIX	SIX Set-Up Time to SICP Rising Edge	5	—	5	—	ns
tSICW	Serial-In Clock Width HIGH/LOW	8	—	10	—	ns
FLAG TIMINGS						
tSICEF	SICP Rising Edge (Last Bit - First Word) to EF HIGH	—	45	—	65	ns
tSICFF	SICP Rising Edge (Bit 1 - Last Word) to FF LOW	—	30	—	40	ns
tSICF	SICP Rising Edge to HF, AEF	—	45	—	65	ns
tRFFSI	Recovery Time SICP After FF Goes HIGH	15	—	15	—	ns
tREF	Read LOW to EF LOW	—	30	—	45	ns
tRFF	Read HIGH to FF HIGH	—	30	—	45	ns
tRF	Read HIGH to Transitioning HF and AEF	—	45	—	65	ns
tRPE	Read Pulse Width After EF HIGH	35	—	50	—	ns
RESET TIMINGS						
tRSC	Reset Cycle Time	45	—	65	—	ns
tRS	Reset Pulse Width	35	—	50	—	ns
tRSS	Reset Set-up Time	35	—	50	—	ns
tRSR	Reset Recovery Time	10	—	15	—	ns
tRSF1	Reset to EF and AEF LOW	—	45	—	65	ns
tRSF2	Reset to HF and FF HIGH	—	45	—	65	ns
tRSDL	Reset to D LOW	20	—	35	—	ns
tPOI	SICP Rising Edge to D	5	17	5	20	ns
RETRANSMIT TIMINGS						
tRTC	Retransmit Cycle Time	45	—	65	—	ns
tRT	Retransmit Pulse Width	35	—	50	—	ns
tRTS	Retransmit Set-up Time	35	—	50	—	ns
tRTR	Retransmit Recovery Time	10	—	15	—	ns
DEPTH EXPANSION MODE TIMINGS						
txOL	Read/Write to XO LOW	—	40	—	50	ns
txOH	Read/Write to XO HIGH	—	40	—	50	ns
txI	XI Pulse Width	35	—	50	—	ns
txIR	XI Recovery Time	10	—	10	—	ns
txIS	XI Set-up Time	16	—	15	—	ns

NOTE:


1. Guaranteed by design minimum times, not tested

2752 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbl 08



2752 drw 03

or equivalent circuit

Figure A. Output Load

*Includes jig and scope capacitances

FUNCTIONAL DESCRIPTION

Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of S1CP providing the Full Flag (\overline{FF}) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: S1CP should not be clocked once the last bit of the last word has been shifted in, as indicated by \overline{NW} HIGH and \overline{FF} LOW. If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Q0 and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the \overline{NW} input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

Parallel Data Output

A read cycle is initiated on the falling edge of Read (\overline{R}) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available t_A after the falling edge of \overline{R} and the output bus Q goes into high impedance after \overline{R} goes HIGH.

Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting Output Enable (\overline{OE}). When \overline{R} is LOW, the \overline{OE} signal enables data on the output bus. When \overline{R} is LOW and \overline{OE} is HIGH, the output bus is three-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} .



2752 drw 04

NOTE:

1. Input bits are numbered 0 to n-1. D7 and D8 correspond to n=8 and n=9 respectively

Figure 1. Reset




Figure 2. Write Operation

2752 drw 05

NOTE:

1. Input bits are numbered 0 to n-1.




Figure 3. Read Operation

2752 drw 06





Figure 4. Output Enable Timings

2752 drw 07




2752 drw 08

NOTE:


1. After \overline{FF} goes LOW and the last bit of the final word has been clocked in, SICIP should not be clocked until \overline{FF} goes HIGH.

Figure 5. Full Flag from Last Write to First Read




2752 drw 09

Figure 6. Empty Flag from Last Read to First Write



2752 drw 10

Figure 7. Empty Boundary Condition Timing




NOTE:

1. After \overline{FF} goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until \overline{FF} goes HIGH.


2752 drw 11

Figure 8. Full Boundary Condition Timing



2752 drw 12

Figure 9. Half Full, Almost Full and Almost Empty Timings




NOTE:

1. \overline{EF} , \overline{AEF} , \overline{HF} and \overline{FF} may change status during Retransmit, but flags will be valid at t_{RTC} .


2752 drw 13

Figure 10. Retransmit



2752 drw 14

Figure 11. Expansion-Out



2752 drw 15


Figure 12. Expansion-In

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to NW goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.



2752 drw 16

Figure 13. Nine-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT
 SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Mode	Inputs			Internal Status		Outputs		
	\overline{RS}	$\overline{FL/RT}$	\overline{XI}	Read Pointer	Write Pointer	$\overline{AEF}, \overline{EF}$	\overline{FF}	\overline{HF}
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

1. Pointer will increment if appropriate flag is HIGH.


2752 tbl 09

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the

previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.



2752 drw 17

Figure 14. Serial-In to Parallel-Out Data of 16 Bits

Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the high state.
3. The Expansion Out (\overline{XO}) pin and Expansion In (\overline{XI}) pin of each device must be tied together.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the OR-ing of all \overline{EF} s and OR-ing of all \overline{FF} s (i.e., all must be set to generate the correct composite \overline{FF} or \overline{EF}).
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion mode.




Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

**TABLE 2: RESET AND FIRST LOAD TRUTH TABLE —
DEPTH EXPANSION/COMPOUND EXPANSION MODE**


Mode	Inputs			Internal Status		Outputs	
	\overline{RS}	$\overline{FL/RT}$	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTES:

1. \overline{XI} is connected to \overline{XO} of the previous device.
2. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

2752 tbl 10

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



2752 drw 19

Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s

ORDERING INFORMATION

IDT XXXXX	X	XXX	X	X	
Device Type	Power	Speed	Package	Process/ Temperature Range	
				Blank	Commercial (0°C to +70°C)
				P	Plastic DIP
		35			} Parallel Access Time (tA)
		50			
				L	Low Power
				72132	2048 x 9-Bit Serial-Parallel FIFO
				72142	

2752 drw 20