



Microcircuits

CMOS Asynchronous Communications Interface Adapter


Features

- CMOS process technology for low power consumption
- 15 programmable baud rates (50 to 19,200 baud)
- External 16X clock input for nonstandard baud rates to 125,000 baud
- Programmable interrupt and status registers
- Full-duplex or half-duplex operating modes
- Selectable 5, 6, 7, 8 or 9 bit transmission rates
- Programmable word length, parity generation and detection, and number of stop bits
- Programmable parity options—odd, even, none, mark or space
- Includes data set and modem control signals
- False start bit detection
- Serial echo mode
- Four operating frequencies—1, 2, 3 and 4 MHz
- · Available in 28-pin DIP or PLCC package

General Description

The CMD G65SC51 is an Asynchronous Communications Interface Adapter which offers many versatile features for interfacing 6500/6800 microprocessors to serial communication data sets and modems. The G65SC51's most significant feature is its internal baud rate generator, allowing programmable baud rate selection from 50 to 19,200 baud. This full range of baud rates is derived from a single standard 1.8432 MHz external crystal. For non-standard baud rates up to 125,000 baud, an external 16X clock input is provided. In addition to its powerful communications control features, the G65SC51 offers the advantages of CMD's leading edge CMOS technology, i.e., increased noise immunity, higher reliability, and greatly reduced power consumption.

Block Diagram





G65SC51

Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input Voltage	Vin	-0.3V to VDD + 0.3V
Operating Temperature	TA	-40°C to +85°C
Storage Temperature	Ts	-55°C to +150°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum ratings.

NOTES:

 Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

DC Characteristics: VDD =5.0V \pm 5%, Vss = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

Parameter	Symbol	Min.	Max.	Unit	
Input High Voltage (Except XTAL1)	ViH	2.0	VDD + 0.3	٧	
Input High Voltage (XTAL1 only)	VIHX	3.1		٧	
Input Low Voltage (Except XTAL1)	VIL	-0.3	0.8	٧	
Input Low Voltage (XTAL1 only)	VILX		1.9	٧	
Input Leakage Current (VIN = 0 to VDD), Input Only Pins	lin		±1.0	μА	
Three-State Leakage Current, (VIN = 0.4 to 2.4V)	ITSI		±10.0	μА	
Output Low Voltage (IOL = 3.2mA)	Vol		0.4	٧	
Output High Voltage (IOH = -200 μA)	Voн	2.4		٧	
Supply Current f = 1 MHz (No Loads) f = 2 MHz f = 3 MHz f = 4 MHz	100 100 100 100		2.0 4.0 6.0 8.0	mA mA mA	
Power Dissipation (Inputs = VSS or VDD, No Loads), Operating (VDD = 5.5V, f = 1 MHz) Standby (Static)	PD PDSB		11.0 300	mW μW	
Input Capacitance (f = 1 MHz)	Cin		5.0	pF	
Output Capacitance (f = 1 MHz)	Cout		10.0	pF	

AC Characteristics—Processor Interface Timing: VDD =5.0V ± 5%, VSs = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

		G65S	C51-1	G65S	C51-2	G65S	C51-3	G65S	C51-4]
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tcyc	1000	_	500	_	330	_	250	_	nS
Phase 2 Pulse Width High	tрwн	400	_	200	_	160	_	120	_	nS
Phase 2 Pulse Width Low	tPWL	470	_	240	_	160	_	120		nS
Phase 2 Transition	tR,F	_	30	_	30	_	30	_	30	nS
Read Timing				<u> </u>						
Select, R/W Setup	tacr	120	_	60	_	65		45		nS
Select, R/W Hold	tCAR	0	_	0	_	0	_	0	_	nS
Data Bus Delay	tcon	_	320	_	190	T -	130		90	nS
Data Bus Hold	tHR	20	_	10	_	10	_	10		nS
Write Timing		•								
Select R/W Setup	tacw	120	_	60	Ι –	65	_	45		nS
Select, R/W Hold	tcaw	0	_	0	_	0	_	0		nS
Data Bus Setup	tDCW	150	_	60	I	6 5	T	45		nS
Data Bus Hold	tHW	10	_	10	_	10	_	10		nS



AC Characteristics—Transmit/Receive Timing: VDD =5.0V ± 5%, VSS = 0V, TA = -40° C to +85° C Industrial, 0°C to +70°C Commercial

		G65SC51-1		G65SC51-2		G65SC51-3		G65SC51-4		}	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Transmit/Receive Clock Cycle Time (1)	tccy	400	_	400	_	400	_	400	_	nS	
Transmit/Receive Clock High Time tch		175	_	175		175	_	175	_	nS	
Transmit/Receive Clock Low Time	tCL	175	T -	175	_	175		175	_	nS	
XTAL 1 to TxD Propagation Delay	too	_	500	_	500	_	330	_	250	nS	
Propagation Delay (RTS, DTR)	toly	_	500		500	_	330	_	250	nS	
IRQ Propagation Delay (Clear) (2)	tiRQ	_	500		500	_	500	_	500	nS	

- 1. The baud rate with external clocking is: Baud Rate = $\frac{1}{16 \times \text{tccy}}$
- 2. Propagation Delay is a function of external RC time constant.

Timing Diagrams




Figure 1. Read Timing




Figure 2. Write Timing

Timing Diagrams (Continued)





Figure 3. Transmit Timing with External Clock

Figure 4. Interrupt and Output Timing




NOTE: 1. RxD rate is 1/16 RxC rate.

2. Voltage levels shown are VIL \leqslant 0.4V, VIM \geqslant 2.4V.

Figure 5. Receive External Clock Timing

Test and Crystal Specifications Clock Generation G65SC51 1. Temperature stability ± 0.01% (-40°C to +85°C) XTAL1 EXTERNAL XTAL1 2. Characteristics at 25°C ± 2°C CLOCK a. Frequency (MHz) 1.8432 b. Frequency tolerance (±%) 0.02 c. Resonance mode **Series** d. Equivalent resistance (ohm) 400 max. e. Drive level (mW) 2 f. Shunt capacitance (pF) 7 max. XTAL2 XTAL2 OPEN g. Oscillation mode **Fundamental** CIRCUIT 30pF INTERNAL CLOCK **EXTERNAL CLOCK**

Test Load



C M D/ SEMICONDUCTOR DIV

52E D **3**831640 0001707 686 **3**CAL

Signal Description (Microprocessor Interface)

Reset (RES)

Reset clears all internal registers during system initialization.

Interrupt Request (IRQ)

The Interrupt Request (IRQ) output signal is generated by the Interrupt Control Logic. IRQ is normally held to a high level and goes low when an interrupt occurs. IRQ is an open-drain output, thus allowing the IRQ signal to be wire-ORed to a common microprocessor Interrupt input line.

Read/Write (R/W)

The R/W signal is generated by the microprocessor and is used to control the transfer of data between the G65SC51 and the microprocessor. When R/W is in the high state (Logic 1) and the chip is selected, data is transferred from the G65SC51 to the microprocessor (Read operation). Conversely, when R/\overline{W} is in the low state (Logic 0), data is transferred from the processor to the G65SC51 (Write operation).

Input Clock (ϕ 2)

The ϕ 2 clock is used to trigger all data transfers between the microprocessor and the G65SC51.

Data Bus (DB0-DB7)

The eight bidirectional Data Bus lines are used to transfer data between the G65SC51 and the microprocessor. During a Read operation, data is transferred from the G65SC51 to the microprocessor. During a Write operation, the Data Bus lines serve as high impedance inputs over which data is transferred from the microprocessor to the G65SC51. The Data Bus lines are in the high impedance state when the G65SC51 is unselected.

Chip Select (CS0, CS1)

The two Chip Select lines are normally connected to the processor address lines either directly or through decoders. To access a selected G65SC51, CS0 must be high (Logic 1) and CS1 must be low (Logic 0).

Register Select (RS0, RS1)

The two Register Select lines are normally connected to the processor address lines. This allows the processor to select the various G65SC51 internal registers. Refer to Table 1 for internal register select coding.

Table 1. Register Select Coding

RS1	RS0	Write	Read		
0	0	Transmit Data Register	Receiver Data Register		
0	1	Programmed Reset (Data is "Don't Care")	Status Register		
1	0	Command Register			
1	1	Control Register			

Note that only the Command and Control Registers can be accessed during both Read and Write operations. Programmed Reset operation does not cause data transfer, but is used to clear (reset) all G65SC51 internal registers. Programmed Reset is used in a slightly different way as compared to the hardware Reset (RES). These differences are described under each individual register description.

Signal Description (Communications Interface)

Transmit Data (TxD)

TxD is an output line used to transfer NRZ (Non-Return-to-Zero) data to a modem. The LSB (Least Significant Bit) of the Transmit Data Register is the first data bit transmitted. The rate of data transmission (baud rate) is determined by the selected baud rate.

Receive Data (RxD)

RxD is an input line used to receive NRZ input data from a modem. The LSB is always the first data bit received. Received data will always be at the G65SC51's internally programmed baud rate or the baud rate of an externally generated receiver clock. The baud rate is a selection which is made by programming the Control Register. See Figure 6, Control Register Format.

Receive Clock (RxC)

RxC serves as a bidirectional "pin" which can be either the 16X Clock Input or the receiver 16X Clock Output. The 16X Clock Output mode results if the internal baud rate generator is selected for External Receiver Clocking. See Figure 6. Control Register Format.

Request to Send (RTS)

RTS is an output line used as a control function to the modem. The state of RTS is determined by the contents of the Command Register. Refer to Figure 7, Command Register Format.

Data Carrier Detect (DCD)

DCD is an input line used to indicate carrier-detect output status from the modem. A low level indicates the modem carrier signal is present, and a high level indicates the modem carrier signal is not present. DCD is a high impedance input and must not be used as a no-connect. That is, if unused, this pin must be driven high or low, but not switched.

NOTE: If Command Register Bit 0 is a high (Logic 1) and a change of state on DCD occurs, IRQ will be set, and the Status Register Bit 5 will reflect the new level. The state of DCD does not affect Transmitter operation, but must be low (Logic 0) for the Receiver to operate.

Clear to Send (CTS)

CTS is an input used to control Transmitter operation. The Transmitter is enabled when CTS is low (Logic 0), and is automatically disabled when CTS is high (Logic 1).

Data Terminal Ready (DTR)

DTR is an output line used to indicate G65SC51 status to the modem, and is controlled by the processor via Bit 0 of the Command Register. DTR low (Logic 0) indicates the G65SC51 is enabled, while DTR high (Logic 1) indicates the device is disabled.

Data Set Ready (DSR)

DSR is an input line used to indicate modem status to the G65SC51. DSR low (Logic 0) indicates the modem is "ready", while a high (Logic 1) indicates the modem is in a "not ready" state. Like DCD, DSR is a high impedance input and must not be used as a no-connect. If unused, this line must be driven either high or low, but not switched.

NOTE: If Command Register Bit 0 is high (Logic 1) and a change of state on DSR occurs, IRQ will be set, and Status Register Bit 6 will reflect the new level. The state of DSR does not affect either Transmitter or Receiver operation.

G65SC51




Figure 6. Control Register Format




Figure 7. Command Register Format

G65SC51



External Crystal Pins (XTAL1, XTAL2)

These two crystal pins are normally used to connect an external crystal (1.8432 MHz) to the internal baud rate generator. This crystal is used to derive the full range of available baud rates. For nonstandard baud rates, an externally generated clock may be connected to the XTAL1 pin. In this case, the XTAL2 pin must float.

Internal Functions

Figure 8 shows the Transmitter/Receiver sections of the G65SC51. Bits 0-3 of the Control Register are used to select the "divisor" which in turn generates the selected band rate for the Transmitter. Should the Receiver clock be using the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the G65SC51.




Figure 8. Transmitter/Receiver Clock Circuits

Control Register

The Control Register selects the various operating modes for the G65SC51. Note that the Baud Rate Generator, word length, number of stop bits and the Receiver Clock Source are all controlled by the Control Register. Refer to Figure 6, Control Register Format, for detailed operation and programming information.

Command Register

The Command Register is used to control Transmit/Receive functions. Refer to Figure 7, Command Register Format, for detailed operation and programming information.

Transmit and Receive Data Registers

The Transmit and Receive Data Registers are used as temporary data storage within the G65SC51. Transmit Data Register characteristics are as follows:

- · Bit 0 is always the leading bit during any transmission.
- Unused data bits are always the high-order bits in the data word. These unused high-order bits are "don't care" during data transmission.

Receive Register characteristics are as follows:

- · Bit 0 is always the leading bit received.
- Unused data bits are always the high-order bits and are "zeros" for the receiver.
- Parity bits are not stored in the Receive Register. The parity bits are stripped off after being used for external parity checking. Therefore, received data in the Receive Data Register will have all parity and unused high-order bits as "zeros."

Figure 9 shows an example of a transmitted or received data word which contains eight data bits, a parity bit and a single stop bit.

Status Register

The Status Register indicates to the processor the status of various G65SC51 functions. Refer to Figure 10 for detailed Status Register operation and programming information.





Figure 9. Serial Data Stream Example



'NO INTERRUPT GENERATED FOR THESE CONDITIONS *CLEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR-FREE RECEIPT OF DATA.




Figure 10. Status Register Format




Pin Function Table


CS0, CS1	Chip Select
RES	Reset
φ2	Input Clock
R/W	Read/Write
ĪRQ	Interrupt Request
RS0, RS1	Register Selects
XTAL1, XTAL2	Crystal Inputs
TxD	Transmit Data
RxD	Receive Data

RxC	Receive Clock
RTS	Request to Send
CTS	Clear to Send
DTR	Data Terminal Ready
DSR	Data Set Ready
DCD	Data Carrier Detect
DB0-DB7	Data Bus
VDD	Positive Power Supply (+5.0 volts)
Vss	Internal Logic Ground

Pin Configuration



-1 1MHz -2 2MHz -3 3 MHz -4 4 MHz



Ordering Information

