

## **General Description**

The AD565A and AD566A are 12-bit monolithic digital to analog converters (DACs) built in bipolar technology that offer an excellent combination of high speed settling and  $\pm \% LSB$  linearity. The AD565A also features an on-chip precision 10V reference, whereas the AD566A requires an external reference.

Laser trimming of the on chip thin film resistor networks achieve  $\pm \% LSB$  typical linearity ( $\pm \% LSB$  max.) at +25° C. Full scale settling time to  $\pm \%$  LSB is specifed at 250ns max. for the AD565A and 350ns max. for the AD566A. This high speed and accuracy makes the AD565A and AD566A DACs ideal choices for fast analog to digital converters and CRT display drivers.

The AD565A and AD566A contain onboard application resistors that can be used as feedback and offset resistors with an external output amplifier to generate unipolar and bipolar outputs or as the input resistors in analog to digital converter applications. The excellent matching and tracking of the DAC's current setting resistor and application resistors assure good gain stability over both time and temperature.

## **Applications**

High Speed Display Drivers
High Speed Control Systems
High Speed A/D Converters
Data Acquisition Systems
Test Equipment

\_\_\_\_\_Features

- ♦ 250ns Settling to ±1/2LSB
- Montonicity Guaranteed Over Temperature
- TTL and CMOS Logic Compatibility
- High Stability Burled Zener 10V Reference (AD565A Only)
- ♦ ±½LSB Linearity Guaranteed Over Temperature (AD565AK.AT and AD566AK.AT Only)
- ♦ Low Power Consumption: 225mW
- Widely Second Sourced


### **Ordering Information**

		_	
PART	TEMP. RANGE	PACKAGE*	ERROR
AD565AJN	0°C to +70°C	Plastic DIP	±½LSB
AD565AJD	0°C to +70°C	Ceramic	±½LSB
AD565AJQ	0°C to +70°C	CERDIP**	±%LSB
AD565AJCWG	0°C to +70°C	Small Outline	±½LSB
AD565AJC/D	0°C to +70°C	Dice	±%LSB
AD565AKN	0°C to +70°C	Plastic DIP	±¼LSB
AD565AKD	0°C to +70°C	Ceramic	±¼LSB
AD565AKQ	0°C to +70°C	CERDIP**	±¼LSB
AD565AKCWG	0°C to +70°C	Small Outline	±¼LSB
AD565ASD	-55°C to +125°C	Ceramic	±½LSB
AD565ASQ	-55°C to +125°C	CERDIP**	±1½LSB
AD565ATD	-55°C to +125°C	Ceramic	±%LSB
AD565ATQ	-55°C to +125°C	CERDIP**	±%LSB
L			

<sup>\*</sup> All devices - 24 lead packages

Ordering information for AD566A continued on back page

## Pin Configurations



MIXIM

MAXIM is a registered trademark of Maxim Integrated Products

Maxim Integrated Products 2-1

<sup>\*\*</sup> MAXIM reserves the right to ship Ceramic packages in lieu of CERDIP packages.

#### **ABSOLUTE MAXIMUM RATINGS**

V 4- Barrey Oraced (ADECEA and A)	20V Span R to Reference
V <sub>CC</sub> to Power Ground (AD565A only)	
V <sub>FF</sub> to Power Ground	REF OUT (AD565A only)
Voltage on DAC Output3V to +12V	Short Circuit to Power (
Digital Inputs (pins 13 to 24) to Power Ground1V to +7V	Short to V <sub>CC</sub>
REF IN to Reference Ground±12V	Storage Temperature
Bipolar Offset to Reference Ground ±12V	Lead Temperature (Solde
10V Span R to Reference Ground +12V	Package Dissipation

 20V Span R to Reference Ground
 ±24V

 REF OUT (AD565A only)
 Continuous

 Short to Iricuit to Power Ground
 Continuous

 Short to V<sub>CC</sub>
 Momentary

 Storage Temperature
 -65° C to +150° C

 Lead Temperature (Soldering, 10 sec)
 +300° C

 Package Dissipation
 1000mW

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect the device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = +25^{\circ} C, V_{CC} = +15V \text{ (AD565A only)}, V_{EE} = -15V, unless noted)$ 

PARAMETER	CONDITIONS	AD565AJ, AS AD566AJ, AS		AD565AK, AT AD566AK, AT		UNITS		
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data Inputs (Pins 13 to 24)								-
Input Voltage Bit ON Logic "1" Bit OFF Logic "0" Logic Current (each bit) Bit ON Logic "1" Bit OFF Logic "0"	TTL or 5V CMOS  T <sub>MIN</sub> to T <sub>MAX</sub> (Note 1)	+2.0	+120 +35	+5.5 +0.8 +300 +100	+2.0 0	+120 +35	+5.5 +0.8 +300 +100	V V μΑ μΑ
Resolution				12			12	Bits
Output		<u> </u>						
Output Current Unipolar (all bits on) Bipolar (all bits on or off)		-1.6 ±0.8	-2.0 ±1.0	-2.4 ±1.2	-1.6 ±0.8	-2.0 ±1.0	-2.4 ±1.2	mA mA
Output Resistance (exclusive of span resistors)		6	8	10	6	8	10	kΩ
Output Offset Unipolar (adjustable to zero per Fig. 1) Bipolar			0.01	0.05		0.01	0.05	% of F.S
(Fig. 2, $R_1$ and $R_2$ = 50 $\Omega$ fixed)	<u> </u>							
Output Capacitance			25			25		pF
Output Compliance Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>	-1.5		+10	-1.5		+10	V
Accuracy	+25° C		±¼ (0.006)	±½ (0.012)		±% (0.003)	(0.006)	LSB
(error relative to full scale)	T <sub>MIN</sub> to T <sub>MAX</sub>		±½ (0.012)	.±¾ (0.018)		±¼ (0.006)	±½ (0.012)	(% of F.S.
Differential Nonlinearity	+25° C		±1/2	±¾		±1/4	±1/2	LSB
Differential Homiticality	T <sub>MIN</sub> to T <sub>MAX</sub>		Monotonicity Guaranteed					
Temperature Coefficients								
AD565A with Internal Reference Unipolar Zero Bipolar Zero			1 5	2 10		1 5	2 10	
Gain (Full Scale) AD565AJ AD565AK AD565AS			15 15	50 30		10	20 ppm/	ppm/° C
AD565AT Differential Nonlinearity			2			10 2	15	
AD566A Unipolar Zero Bipolar Zero Gain (Full Scale)			1 5	2 10		1 5	2 10	ppm/° 0
AD566AJ, AS AD566AK, AT Differential Nonlinearity			7 2	10		2 2	3	PP

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(T_A = +25^{\circ} C, V_{CC} = +15V (AD565A only), V_{EE} = -15V, unless noted)$ 

PARAMETER	CONDITIONS		0565AJ, <i>i</i> 0566AJ, <i>i</i>		AD565AK, AT AD566AK, AT			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	ĺ
Full Scale Transition 70% to 90% Delay plus Rise Time 90% to 10% Delay plus Full Time	(Note 3)		15 30	30 50		15 30	30 50	ns
Settling Time to within ±½ LSB All Bits on-to-off or off-to-on	AD565A (Note 3) AD566A (Note 3)		150 250	250 350		150 250	250 350	ns
Temperature Range (Operating)	AJ, AK AS, AT	0 -55		+70 +125	0 -55		+70 +125	°C
Power Requirements (AD565A Only)	<u> </u>							
+l <sub>PS</sub> -l <sub>PS</sub>	11.4V >   V <sub>CC</sub>   > 16.5V		3 -12	5 -18		3 -12	5 -18	mA
+V <sub>CC</sub> Gain Sensitivity (Note 2)	11.4V >   V <sub>EE</sub>   > 16.5V		3 15	10 25		3 15	10 25	ppm o F.S./%
Power Requirements (AD566A Only)								
-l <sub>PS</sub>	44 40/ - 10/ - 10/50/		-12	-20		-12	-20	mA
-V <sub>EE</sub> Gain Sensitivity	11.4V >   V <sub>EE</sub>   > 16.5V		15	25		15	25	ppm o F.S./%
Programmable Output Ranges (AD565A and AD566A)	See Figs. 4,5		0 to +5			٧		
External Adjustments								
Gain Error with Fixed 50Ω Resistor Bipolar Zero Error with Fixed 50Ω Resistor Gain Adjustment Range Bipolar Zero Adjustment Range	See Figs. 4,5		±0.1 ±0.05 ±0.25 ±0.15	±0.25 ±0.15		±0.1 ±0.05 ±0.25 ±0.15	±0.25	% of F.
Reference Input Impedance		15	20	25	15	20	25	kΩ
Reference Output Voltage (AD565A Only) Reference Output Current (available for external loads)		9.90	10.00	10.10	9.90	10.00	10.10	V mA
(AD565A Only)  Power Dissipation (AD565A)  AD566A			225 180	345 300		225 180	345 300	mW
Multiplying Mode Performance (AD56	6A Only)				J			
Quadrants Reference Voltage Accuracy Reference Feedthrough (unipolar m 1 to +10V [p-p] sinewave frequen feedthrough) Output Slew Rate 10%-90% 90%-10% Output Settling Time (all bits on in reference voltage)	node, all bits OFF, and cy for ½ LSB [p-p]	+1V 10 B Voite 40kH 5mA 1mA	to +10V, l its (±0.05 age dz typ õs	% of Red			DC Refe	rence
Control Amplifier (AD566A)								
Full Power Bandwidth Small-Signal Closed-Loop Bandwid	ith	300k 1.8M						

Note 1: The digital input levels are guaranteed but not tested over the temperature range.

Note 2: The power supply gain sensitivity is tested in reference to a V<sub>CC</sub> of +15V and V<sub>EE</sub> of -15V d.c. Note 3: Sample tested at +25°C to ensure compliance.

/VIXI/VI\_




Figure 1. Functional Block Diagram

#### **Circuit Description**

The AD565A and AD566A are 12-bit precision DACs that consist of three binary weighted quad current sources with 16:1 interquad current dividers (see figure 1). Each quad has four current switches with 8-4-2-1 current weighting ratios. The current switches are optimized for fast switching and low transient glitches at the output of the DAC during input code changes.

Full scale accuracy of the DACs are maintained over temperature and time by the DAC control amplifier that includes a current switch reference device that implements first order correction for resistor, transistor  $V_{BE}$  and beta changes with temperature so that the only remaining errors are those that are induced by component mismatch.

The AD565A has a buried zener diode that is used for the on chip 10V voltage reference. In the feedback of the reference amplifier is a temperature compensation circuit that allows reference temperature coefficients as low as 10ppm/°C to be achieved. The 10V output of the voltage reference is laser trimmed to within  $\pm 10\text{mV}.$ 

### **Application Hints**

To realize the true performance of the AD565A and AD566A special attention must be taken in the application of the device.

The settling time of the DAC is specified in the current output mode. However, most DAC applications require a current to voltage conversion. The simplest, and fastest voltage conversion technique is achieved by connecting a low value resistor directly between the output and ground (see figure 2). The settling time is a function of the cell switching and the RC time constant of the AD565A and AD566A output capacitance (typically 25pF) plus any stray capacitance, and the value of the output resistor. Settling to 0.01% (%LSB) of full scale for a full scale change requires 9.1 time constants. The effect of the external resistor becomes important when the equivalent resistance at the output of the DAC is over  $1 \mathrm{k}\Omega$ 

The wide compliance voltages of the AD565A and AD566A allow direct current to voltage conversion with just an output resistor. Connecting the internal gain (span) resistors (pins 10 and 11) to ground and the bipolar offset resistor to the internal 10V reference on the AD565A and an external 10V reference for the AD566A, a bipolar output voltage swing of  $\pm 1.60$ V




Figure 2. Unbuffered Bipolar Voltage Output

can be generated. Other combinations of external and the internal resistors can scale the full scale output current of 0 to –2mA to any voltage as long as this voltage stays within the compliance voltage of the AD565A and AD566A, which is typically –2V to +10V. For example, setting the Rx = 2.67k $\Omega$  produces an equivalent impedance of 1k $\Omega$  giving a ±1V output voltage swing.

The output voltage compliance of typically -2V to +10V allows the performance of the DAC to be unaffected by changes in the output terminal voltage. There is however, an equivalent output resistance of  $8k\Omega$  in parallel with 25pF which produces an equivalent current error when the output voltage deviates from ground. This effect is linear and is independent of the digital input code. Output swings outside the compliance range can cause either output stage saturation or breakdown which may result in non-linear performance. The compliance limits are affected only by the output current and the negative supply voltage. The positive supply voltage has no effect. Figure 3 shows the typical negative compliance versus the negative supply voltage.

The current output of the DAC can directly drive  $50\Omega$  and  $75\Omega$  coaxial cable. Terminating the cable in it's characteristic impedance would produce a  $\pm 50\text{mV}$  full scale swing for the  $50\Omega$  and  $\pm 75\text{mV}$  for the  $75\Omega$  cable. The settling times are dominated by the internal settling of the AD565A and AD566A.

The high speed current steering switching cell and internally compensated reference amplifier of the AD565A and AD566A have been specifically designed for fast settling. The typical settling time to  $\pm 0.01\%$  (%LSB) for the major carry or full scale change (worst case transition) is about 200ns; the lower order bits all settle in less than 200ns. The maximum guaranteed settling time to 0.01% ( $\pm$ ½LSB) for the AD565A is 250ns and 350ns for the AD566A.




Figure 3. Typical Negative Compliance Range vs. Negative Supply

## **Buffered Voltage Output**

If an external op-amp is used to provide low impedance output drive and high voltage swing, some loss in settling time will occur due to the op-amp's own settling characteristics. In these applications the DAC's output capacitance should be compensated by a feedback capacitor connected across the amplifier's output and inverting input as shown in figures 4 and 5.

If a low offset amplifier such as the MAX400M ( $10\mu V$  max.) or MAX400C ( $15\mu V$  max.) is used, excellent performance can be obtained without any trimming. Figures 4(a), 4(b), and 4(c) show how to connect the AD565A for both unipolar and bipolar voltage outputs. The connections for the AD566A are shown in figures 5(a), 5(b), and 5(c). The preferred trimming techniques are shown for both offset and gain adjustments if required. Substituting a fixed  $50\Omega$  resistor in place of the  $100\Omega$  potentiometers, the unipolar zero offset error will be within  $\pm 12LSB$  (plus op-amp offset), and full scale accuracy will be within 0.1% (0.25% max.). Similarly, the bipolar zero offset error will be typically within  $\pm 2LSB$  (0.05%).

#### Unipolar configuration zero and gain adjustment

Figures 4(a) and 5(a) show the configurations for a unipolar 0 to +10V output. The bipolar offset resistor is tied to ground if zero offset adjustment is not required.

Turn all bits OFF and adjust potentiometer R1 until DAC output reads 0.000V (1LSB = 2.44mV). If offset adjust is not required tie pin 8 to ground.

Next, turn all bits ON and adjust gain potentiometer R2 until DAC output reads 9.9976V (full scale –1 LSB). If full scale of 10.2400V is required (2.5mV/bit) then insert a 120 $\Omega$  resistor between op-amp output and pin 10 (10V span resistor).

MIXIM




Figure 4(a). AD565A 0 to +10V Unipolar Voltage Output




Figure 4(b). AD565A ±5V Bipolar Voltage Output




Figure 4(c). AD565A ±10V Bipolar Voltage Output

# Bipolar configuration offset and gain adjustment

Figures 4(b) and 5(b) show how to configure the DAC to produce an output from -5.000V (all 0's) to +4.9976V (all 1's).

First turn OFF all bits, adjust potentiometer R1 to give -5.000V output.

Then turn all bits ON. Adjust potentiometer R2 to give a DAC output of +4.9976V.

#### Other voltage ranges

The AD565A and AD566A can easily be configured for unipolar 0 to +5V range or ±2.5V and ±10V bipolar ranges by using the 20V span resistor (pin 11). Connecting pin 9 and 11 together a 5V span can be developed by connecting pin 10 to the output of the op-amp and the bipolar offset resistor to either ground for the unipolar 0 to +5V range or to REF OUT for the bipolar ±2.5V range. For the ±10V (20V span) connect pin 11 to the op-amp output and the bipolar offset resistor to potentiometer R1 as shown in figures 4(c) and 5(c).




Figure 5(a), AD566A 0 to +10V Unipolar Voltage Output




Figure 5(b). AD565A ±5V Bipolar Voltage Output




Figure 5(c). AD566A ±10V Bipolar Voltage Output

#### Groundina

The AD565A and AD566A have two ground pins, Reference GND and Power GND. The current in the power ground varies with the digital input code and should be connected to the local ground, digital ground or power ground. The reference ground is the ground point for the internal reference amplifier and should be connected to the system's "high quality" ground, usually called signal or analog ground.

#### Internal/External Reference Use

The AD565A has an internal reference whereas the AD566A requires an external reference. The AD565A can be used with either the internal reference or an external reference. With an external 10V reference there may not be enough adjustment range to accommodate a reference that does not match the internal reference voltage. The AD566A is recommended for applications that need to be driven with an external reference.

The internal reference of the AD565A is a low noise buried zener diode that is buffered by an internal amplifier whose gain is trimmed for absolute accuracy and temperature stability. The performance of the AD565A DAC is tested and specified using the internal reference.

In addition, the internal reference of the AD565A has sufficient buffering to drive the internal DAC (typically 0.5mA to REF IN and 1.0mA to Bipolar Offset, if used) plus an additional 1.5mA for driving external circuits. The temperature coefficient of the reference output voltage is comparable to the DAC's full scale TC for the particular grade of AD565A.

For the AD566A an external reference is required that should have a low temperature coefficient, such as the AD581, AD584, or precision references such as the AD2700 and AD2710. For the ultimate in performance use the MAX670 and MAX671, which have kelvin sense connections for both the +10V reference output and ground return.


## Ordering information (continued)

PART	TEMP. RANGE	PACKAGE*	ERROR
AD566AJN	0°C to +70°C	Plastic DIP	±%LSB
AD566AJD	0°C to +70°C	Ceramic	±1/2LSB
AD566AJQ	0°C to +70°C	CERDIP**	±%LSB
AD566AJCWG	0°C to +70°C	Small Outline	±%LSB
AD566AKN	0°C to +70°C	Plastic DIP	±%LSB
AD566AKD	0°C to +70°C	Ceramic	±¼LSB
AD566AKQ	0°C to +70°C	CERDIP**	±%LSB
AD566AKCWG	0°C to +70°C	Small Outline	±%LSB
AD566ASD	-55°C to +125°C	Ceramic	±%LSB
AD566ASQ	-55°C to +125°C	CERDIP**	±½LSB
AD566ATD	-55°C to +125°C	Ceramic	±¼LSB
AD566ATQ	-55°C to +125°C	CERDIP**	±%LSB


<sup>\*</sup> All devices - 24 lead packages

### Chip Topography

### AD565A



#### **AD566A**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

<sup>\*\*</sup> MAXIM reserves the right to ship Ceramic packages in lieu of CERDIP packages.