Z8400 Z80° CPU Central Processing Unit

Product Specification

September 1983

Features

- The instruction set contains 158 instructions. The 78 instructions of the 8080A are included as a subset; 8080A software compatibility is maintained.
- Eight MHz, 6 MHz, 4 MHz and 2.5 MHz clocks for the Z80H, Z80B, Z80A, and Z80 CPU result in rapid instruction execution with consequent high data throughput.
- The extensive instruction set includes string, bit, byte, and word operations. Block searches and block transfers together with indexed and relative addressing result in the most powerful data handling capabilities in the microcomputer industry.
- The Z80 microprocessors and associated family of peripheral controllers are linked by a vectored interrupt system. This system

- may be daisy-chained to allow implementation of a priority interrupt scheme. Little, if any, additional logic is required for daisychaining.
- Duplicate sets of both general-purpose and flag registers are provided, easing the design and operation of system software through single-context switching, background-foreground programming, and single-level interrupt processing. In addition, two 16-bit index registers facilitate program processing of tables and arrays.
- There are three modes of high-speed interrupt processing: 8080 similar, non-Z80 peripheral device, and Z80 Family peripheral with or without daisy chain.
- On-chip dynamic memory refresh counter.




Figure 1. Pin Functions



Figure 2. Pin Assignments

General Description

The Z80, Z80A, Z80B, and Z80H CPUs are third-generation single-chip microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second-and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be

reserved for very fast interrupt response.

The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5 V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits, and it is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the Z80 processors. Subsequent text provides more detail on the Z80 I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80 CPU Block Diagram

Z80 Microprocessor Family

The GSS Z80 microprocessor is the central element of a comprehensive microprocessor product family. This family works together in most applications with minimum requirements for additional logic, facilitating the design of efficient and cost-effective microcomputer-based systems.

GSS has designed five components to provide extensive support for the Z80 microprocessor. These are:

- The PIO (Parallel Input/Output) operates in both data-byte I/O transfer mode (with handshaking) and in bit mode (without handshaking). The PIO may be configured to interface with standard parallel peripheral devices such as printers, tape punches, and keyboards.
- The CTC (Counter/Timer Circuit) features four programmable 8-bit counter/timers,

- each of which has an 8-bit prescaler. **Each** of the four channels may be configured to operate in either counter or timer mode.
- The DMA (Direct Memory Access) controller provides dual port data transfer operations and the ability to terminate data transfer as a result of a pattern match.
- The SIO (Serial Input/Output) controller offers two channels. It is capable of operating in a variety of programmable modes for both synchronous and asynchronous communication, including Bi-Sync and SDLC.
- The DART (Dual Asynchronous Receiver/ Transmitter) device provides low cost asynchronous serial communication. It has two channels and a full modem control interface.

Z80 CPU Registers

Figure 4 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by '[prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-

foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

Z80 CPU	Reg	gister	Size (Bits)	Remarks
Registers	A, A'	Accumulator	8	Stores an operand or the results of an operation.
(Continued)	F. F'	Flags	8	See Instruction Set.
	B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
	C C'	General Purpose	8	See B, above.
	D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
	E, E'	General Purpose	8	See D, above.
	H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
	L, L'	General Purpose	8	See H, above.
				Note: The (B,C), (D,E), and (H,L) sets are combined as follows: B — High byte C — Low byte D — High byte E — Low byte H — High byte L — Low byte
	I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
	R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fetch cycle refresh time.
	IX	Index Register	16	Used for indexed addressing.
	Ι Υ	Index Register	16	Same as IX, above.
	SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
	PC	Program Counter	16	Holds address of next instruction.
	IFF ₁ -IFF ₂	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
	IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Table 1. Z80 CPU Registers

Interrupts: General Operation

The CPU accepts two interrupt input signals: NMI and INT. The NMI is a non-maskable interrupt and has the highest priority. INT is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. INT can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, $\overline{\text{INT}}$, has three programmable response modes available. These are:

■ Mode 0 — similar to the 8080 microprocessor.

- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 a vectored interrupt scheme, usually daisy-chained, for use with Z80
 Family and compatible peripheral devices.

The CPU services interrupts by sampling the NMI and INT signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Interrupts: General Operation (Continued) Non-Maskable Interrupt (NMI). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognifion of the NMI signal (providing BUSREQ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routing.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (MI) cycle in which IORQ becomes active rather than MREQ, as in normal MI cycle. In addition, this special MI cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address

allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A_0) must be a zero.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables its IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual and Z80 Assembly Language Manual.

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ — Parity flag
LD A,R instruction execution	•	•	IFF ₂ — Parity flag
Accept NMI	0	IFF ₁	IFF ₁ — IFF ₂ (Maskable inter- rupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ — IFF ₁ at completion of an NMI service routine.

Table 2. State of Flip-Flops

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The 280 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- □ 8-bit loads
- ☐ 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- ☐ General-purpose arithmetic and CPU control

- ☐ 16-bit arithmetic operations
- Rotates and shifts
- ☐ Bit set, reset, and test operations
- □ Jumps
- □ Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- □ Immediate extended
- □ Modified page zero
- ☐ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- □ Bit

3-Bit
.oad
Front

Massacie	Symbolic Operation		2		Pla E	ige.	P/ ¥	M	c	Opcode 78 543 210	Moz		No.el M Cycles		Comments
LD r, r'	r - r' r - n	:	:	X	:	X	:	:	:	01 r r'		1 2	1 2	4 7	r, r' Reg. 000 B
-		•	•		•			•	•	- n -				•	001 C
LD r. (HL) LD r. (IX+d)	r — (HL) r — (IX+d)	•	:	X	:	X	:	:	:	01 r 110 11 011 101		1	2 5	7 19	010 D 011 E
LD F, (LA+6)	r (IX+0)	•	٠	^	•	^	•	٠	•	01 r 101		•	•	••	100 H
LD r. (17+d)	a . 119 a 41			v						- d - 11 111 101	FD	3	5	19	101 L 111 A
LD F. (11 + 6)	r = (11 + c)	•	٠	^	•	^	•	٠	-	Ol r 110		•	•		
	40.00			_		_		_	_	— d — 01 110 г		1	2	7	
LD (HL), r LD (IX+d), r	(HL) — r (IX+d) — r	:	:	X	:	Ŷ	:	:	:	11 011 101	DD	á	5	19	
LD (1X + U), I	(IX + U) - 1	•	_	•	-	^				01 110 r		-	_		
LD (IY+d), r	(IY+d) - r			¥		¥				- d -	FD	3	5	19	
LD (11 + Q), 1	(11 + 4) - 1	•		•		_				01 110 r		•			
LD (HL), n	(HL) - n		•	x	•	x	•		•	- d - 00 110 110	36	2	3	10	
										- n -			5	19	
LD (IX+d), n	(IX + d) — n	•	•	X	•	X	•	•	•	11 011 101 00 110 110		4	3	19	
										- d -					
LD (IY+d), n	(IY+d) = n			¥		¥				- n - 11 111 101	FD	4	5	19	
CD (11 + G), 11	(11 + 4) - 11	-		-	-	_				00 110 110		-	-		
-										- d - - n -					
LD A. (BC)	A - (BC)	•		X	•	X	•	٠	•	00 001 010	OA.	ì	2	7	
LD A. (DE)	A - (DE)	•	•	X	•	X	٠	٠	•	00 011 010		1	2	7	
LD A, (nn)	A - (nn)	•	•	x	٠	X	•	•	•	00 111 010	3A	.3	4	13	
										- n -					
LD (BC), A	(BC) - A	•	٠	X	•	X	•	•	•	00 000 010		1	2	7	
LD (DE). A	(DE) - A	•	•	X	•	X	•	•	:	00 010 010		1 3	2	13	
LD (nn), A	(nn) - A	•	•		•	*	•	•	•	- u -	32	,	•	1.5	
LD A. I	A = 1			v	0	v	IFF	n		- n - 11 101 101	FD	2	2	9	
LU A. I	A = 1	•	1	^	J	^		J	•	01 010 111				-	
LD A, R	A - R	- 1	1	X	0	X	IFF	0	•	11 101 103		2	2	9	
LD I. A	I - A	•		x		X			•	11 101 101		2	2	9	
										01 000 111		_		•	
LD R. A	R - A	•	•	X	•	X	•	•	•	01 001 111		2	2	9	

cir means any of the registers A. B. C. D. E. H. L. IFF the content of the interrupt enable flip flop. (IFF) is copied into the F.V. Isa. For an explanation of lag position and symbols for mnemoric tables, see Symbolis Notation section.

following tables

No.of Mo.of M No.of T Symbolic Operation Flage H P/V H C l6-Bit Load Cycle States 76 543 210 E Pair BC DE 00 dd0 001 3 10 8001011 X LD dd, nn - n -11 011 101 DD HL SP X X IX - nn LD IX no 00 100 001 21 - n -- n -11 111 101 FD 14 X LD IY, nn IY - nn 00 100 001 21 - n -00 101 010 2A 3 16 Х LD HL, (nn) $H \leftarrow (nn+1)$ - n -- n -L - (nn) 20 11 101 101 ED LD dd, (nn) ddH - (nn+1) 01 dd1 011 ddL - (nn) - n -20 11 011 101 DD X х LD IX, (nn) IXH - (nn+1) IXL - (nn) 00 101 010 2A - n 20 LD IY, (nn) IYH - (nn+1) IYL - (nn) 00 101 010 2A - n -16 00 100 010 22 3 (nn+1) - H LD (nn), HL (nn) - L - n -11 101 101 ED 20 (nn + 1) - ddH X LD (nn), dd 01 dd0 011 (nn) - ddL - n -11 011 101 DD 20 LD (nn), IX (nn + 1) - IXH (nn) - IXL 00 100 010 22 11 111 101 FD 00 100 010 22 6 20 (nn+1) - 1YHX LD (nn), IY (nn) - iYi 11 111 001 11 011 101 6 10 LD SP. HL SP - HL SP - IX 11 011 101 DD 11 111 001 P9 11 111 101 FD 2 2 10 x LD SP, IY 11 111 001 F9 (SP-2) - qqL (SP-1) - qqH SP - SP -2 (SP-2) - IXL (SP-1) - IXH SP - SP -2 (SP-2) - IYL (SP-1) - IYH SP - SP -2 11 qq0 ì 3 11 PUSH qq 15 X 11 OH 101 DD 2 PUSH IX 11 100 101 E5 11 111 101 FD 11 100 101 E5 15 2 PUSH IY SP - SP - 2 qqH - (SP+1) qqL - (SP) SP - SP + 2 IXH - (SP+1) IXL - (SP) SP - SP + 2 10 11 gg0 001 POP qq 11 011 101 DD 11 100 001 E1 14 2 POP IX 11 111 101 FD 14 IYH - (SP+1) IYL - (SP) SP - SP +2 POP IY х • X 11 100 001 E1 dd is asy of the register bairs BC, DE, HL, SP, gails any of the register pairs AF, BC, DE, HL, (PAIR), refer to high order and low one of BCL = C, AFH = A. der and low order eight bits of the register pair respectively 11 101 011 EB Exchange. DE - HL EX DE, HL : 00 001 000 08 EX AF, AF AF - AF' BC - BC' Block ter bank and EXX **ry req** DE - DE Transfer, 19 **Block Search** 5 11 100 011 E3 1 EX (SP), HL $H \leftarrow (SP + 1)$ L - (SP) Groups 23 $IX_{H} - (SP+1)$ $IX_{L} - (SP)$ $IY_{H} - (SP+1)$ $IY_{L} - (SP)$ 11 011 101 DD 11 100 011 E3 2 EX (SP), IX 6 23 2 11 111 101 FD EX (SP), IY 11 100 011 E3 0 Load (HL) into 11 101 101 ED 10 100 000 A0 16 0 (DE) - (HL) O X LDI (DE), incres DE - DE+1 HL - HL+1 BC - BC-1 the pointers and 0 counter (BC) If BC ≠ 0 If BC =0 21 0 11 101 101 ED 2 (DE) - (HL) DE - DE+1 HL - HL+1 BC - BC-1 LDIR 10 110 000 BO

NOTE: \bigcirc P/V flag is 0 if the result of BC+1 = 0, otherwise P/V = 1

Repeat until BC = 0

2001-001

Group

●,	Mnomonic	Symbolic Operation	8	Z	_	F	lags	P/V	M	С	Opcode 76 543 21	0 Hex	No.of Bytes	No.ai M Cycles	No.of T States	Comments
arch	LDD	(DE) = (HL) DE = DE = 1 HL = HL = 1 BC = BC = 1	•	•	х	0	х	0 :	0	•	11 101 10 10 101 0 0		2	4	16	
ed)	LDDR	(DE) (HL) DE DE 1 HL HL 1 BC BC 1 Repeat until	•	•	x	0	х	② °	0	•	11 101 10 10 111 00		2 2	5 4	21 16	If BC ≠ 0 If BC = 0
	СРІ	BC = 0 A - (HL) HL - HL + 1 BC - BC - 1			X	1	x	Ė	1	•	11 101 10 10 100 00		2	4	16	
	CPIR	A - (HL)		3) X	:	x	9	ì	•	11 101 10	i ED	2	5 ,	21	If BC ≠ 0 and
		HL - HL+1 BC - BC-1 Repeat until A = (HL) or BC = 0									10 110 00	l Bl	2	4	16	A ≠ (HL) If BC ≈ 0 or A = (HL)
	CPD	A - (HL) HL - HL-1 BC - BC-1	1	3	X	1	x	0, 0	1	•	11 101 10 10 101 00		2	4	16	
	CPDR	A - (HL)	1	_	x	:	x	_	1	•	11 101 10	l ED	2	5	21	If BC # 0 and
		HL - HL-1 BC - BC-1 Repeat until A = (HL) or BC = 0									10 111 00	1 89	2	4	16	A ≠ (HL) If BC = 0 or A = (HL)
		eg is 0 if the result of BC				se P/	ν =	1.								
 -	② P/V II ③ Z flag	eg is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherwi	netructi ise Z =	O.	nly.			-			10 500			,		
ic cal	② P/V II	eg is 0 if the result of BC ag is 0 at completion of ii	netructi	on o		P/		v v		1 1	10 000 r		1 2	i 2	4 7	r Reg.
_	Q P/V II Q Z Heq ADD A, r ADD A, n	ag is 0 if the result of BC ag is 0 at completion of a is 1 if A = (HL), otherwise A = A + r	netructi ion Z =	on o	nly. X	:	×	v			11 000 110 n n n n n n n n n n n n n n n	ם ו סס	2			000 B 001 C 010 D 011 E 100 H
_	ADD A, r ADD A, n ADD A, (HL) ADD A, (IX+d)	ag is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherwise 1 if A = A + r A - A + r A - A + n A - A + (HL)	netructi ise Z =	t t	x X	: :	x x x	v v	0	ı	11 000 110 n n - n - 10 000 110 10 10 10 111 10 10 10 10 10	DD DD	2 1 3	2	7	000 B 001 C 010 D 011 E 100 H
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADC A, s	ag is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherwise 1 if A = (HL), otherwise 1 if A = A + r A = A + r A = A + n A = A + (HL) A = A + (IX+d) A = A + (IY+d) A = A + (IY+d)	netruction Z =	on o	X X X X X	; ; ;	x x x x	v v v	0 0 0	1 1 1	11 000 114 10 000 114 11 011 10 10 000 114 - d - 11 111 10 10 000 114 - d - 0	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADC A, a SUB a	ag is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherw A = A + r A = A + n A = A + (HL) A = A + (IX + d) A = A + (IY + d) A = A + S + CY A = A = 6	netruction Z =	t t	x x x x x x x	: : : :	x x x x x x x	v v v v v v v	0 0 0 1	1 1 1	11 000 114 10 000 114 11 011 10 10 000 114 11 111 10 10 000 114 10 000 116 10 000 116	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADC A, s	ag is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherwise 1 if A = (HL), otherwise 1 if A = A + r A = A + r A = A + n A = A + (HL) A = A + (IX+d) A = A + (IY+d) A = A + (IY+d)	netruction Z =	on o	X X X X X X X X X X X X X X X X X X X	; ; ;	x x x x x x x x x x x x x x x x x x x	v v v v v v v v v v v v v v v v v v v	0 0 0 0 1 1	1 1 1 1	11 000 114 10 000 114 11 011 10 10 000 114 11 111 10 10 000 116 10 000 116 10 000 116 10 000 116 10 000 116 10 000 116	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADD A, (IY+d) ADC A, s SUB s SBC A, s	ag is 0 if the result of BC ag is 0 at completion of it is 1 if A = (HL), otherwi- A - A + r A - A + n A - A + (IX+d) A - A + (IX+d) A - A + (IY+d) A - A - S A - A - S A - A - S	netruction Z =	on o	x x x x x x x x x x x x x x x x x x x	: : : :	x x x x x x x	v v v v v v v	0 0 0 1	1 1 1	11 0000 110 10 0000 110 11 011 10 10 0000 110 11 111 1	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADC A, s SUB s SBC A, s AND s	A = A + (HL) A = A + (IX+d) A = A + (IY+d) A = A + a + a + a + a + a + a + a + a + a +	netruction Z =	on o	X X X X X X X X X	; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	v v v v v v v P	0 0 0 1 1 0	: : : : : : : : :	11 000 114 10 000 114 11 011 10 10 000 114 11 111 10 10 000 116 10 000 116 10 000 116 10 000 116 10 000 116 10 000 116	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the (CO)
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IY+d) ADD A, (IY+d) ADD A, (IY+d) ADD A, (IY+d)	A = A + (HL) A = A + (IX+d)	netruction Z =	t : : : : : : : : : : : : : : : : : : :	X X X X X X X X X X X X X X X X X X X	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	v v v v v v P P	0 0 0 1 1 0 0	: : : : : : : : : : : : : : : : :	11 000 110 10 10 10 10 11 11 11 10 11 10 10	DD DD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the [CC] is
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IX+d) ADD A, (IX+d) ADC A, s SUB s SEC A, s AND s OR s XOR s	A = A + r A = A + (IX + d) A = A + r A = A + (IX + d) A = A + S + CY A = A - S A = A - S A = A + S A		t : : : : : : : : : : : : : : : : : : :	X X X X X X X X X X X X X X X X X X X	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x x x x x x x x x x x x x x x x x x x	V V V V V P P P	0 0 0 0 1 1 0 0 0 0	t t t t t t t t t t t t t t t t t t t	11 200 110 10 000 110	DDD)	2 1 3	2 2 5 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
_	ADD A, r ADD A, n ADD A, (HL) ADD A, (IY+d) ADD A, (IY+d) ADC A, s SUB s SBC A, s AND s OR s XOR s CP s INC r INC (HL)	A = A + r A = A + r A = A + r A = A + r A = A + (HL) A = A + (IX+d) A = A + (IX+d) A = A + (IY+d) A = A + a + a + a + a + a + a + a + a + a +		t t t t t t t t t t t t t t t t t t t	X X X X X X X X X X X X X X X X X X X	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x	V V V V V P P P V V V	0 0 0 0 1 1 0 0 0 1 0 0	t t t t t t 0 0 0 t	11 000 110 10 000 110 11 011 10 10 000 110 11 111 1	DD FD	2 1 3	2 2 5	7 7 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instructio
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IX+d) ADD A, (IY+d) ADC A, s SUB s SBC A, s AND c OR s CP s INC r INC r	A = A + r A = A + r A = A + r A = A + r A = A + (IX + d) A = A + a + a + a + a + a + a + a + a + a +		t t t t t t t t t t t t t t t t t t t	X X X X X X X X X X X X X X X X X X X	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x	V V V V V P P P V V	0 0 0 0 1 1 0 0 0 1 0 0	: : : : : : : : : : : : : : : : : : :	11 200 110 10 100 110 10 100 110 10 100 110 10 100 110 10 100 110 10 100 110 1	DDD FDD	2 1 3 3	2 2 5 5 5	7 7 19 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
_	ADD A, r ADD A, n ADD A, (IX+d) ADD A, (IX+d) ADD A, (IX+d) ADC A, s SUB s SBC A, s AND s CP s INC r INC (HL) INC (IX+d)	A = A + r A = A + r A = A + r A = A + r A = A + r A = A + (IX + d) A = A + S + CY A = A - S - CY A = A - S - CY A = A + S + CY A = A + CY A =	netroction Z = t t t t t t t t t t t t t t t t t t	0. 0. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	x x x x x x x x x x x x x x x x x x x	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	x	V V V V V P P P V V V	0 0 0 0 1 1 0 0 0 0 0	t t t t t t t t t t t t t t t t t t t	11 200 110 10 100 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 10 200 110 11 200 110	DD FD	2 1 3 3	2 2 5 5 5	7 7 19 19	000 B 001 C 010 D 011 E 100 H 101 L 111 A s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction The indicated bits replace the □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

General-	Mnemonic	Symbolic Operation	8	Z		Flag H	P	/ V 1	H (С	Ope 76 54	ode 13 21	O He			No.ai M Cycles	States	Comments
urpose Lithmetic	DAA	Converts acc. content into packed BCD	1	1	X	1 3	x	P	•	1	00 10	00 11	1 2	7	ì	1	4	Decimal adjust accumulator.
nd		following add or subtract with packed																
CPU Control Groups	CPL	BCD operands. A — Ā	•	•	x	1	X	•	1	•	00 1	01 11	1 2	F	1	1	4	Complement accumulator (one's complement).
	NEG	A - 0 - A	1	1	X	1	х	ν	1	1		01 10			2	2	8	Negate acc. (two's complement).
	CCF	CY - CY	•	•	X	x	X	•	0	1		11 11			1	1	4	Complement carry flag.
	SCF	CY - 1	:	:	X		X X	:	0	1	00 I	10 11 00 00	11 0 00 (37 00	1	l ì	4	Set carry flag.
	NOP HALT	No operation CPU halted	•	•	X	•	Х	•	•	•	01 1	10 1	ıo.	76	i 1	l ì	4	
	DI * EI *	IFF - 0 IFF - 1	:	:	X	•	X X	:	:	:	11 1	11 0	11 1	FB	i	1	4	
	IM 0	Set interrupt mode 0	•	•	X	•	X	•	•	•		101 1			2	2	8	
	IM 1	Set interrupt	•	•	X	•	X	•	•	•		01 1 010 1			2	2	8	
	IM 2	mode 1 Set interrupt	•	•	X	•	X	•	•	•	11	101 1 101 1	0:	ED	2	2	8	
	CY and	mode 2 dicates the interrupt enable licates the carry flip flop. icates interrupts are not sam				of El o	ar Di						<u>:-</u>	<u></u>				
	₩ indi	CSIES INTELLEDIS DIE 120 ISSUE						_					-				11	es Req.
16-Bit Arithmetic	ADD HL, se	HL HL+ss	•	•	X							ssl (ED	1 2	3	11	ss Reg. 00 BC 01 DE
Group	ADC HL, ss	HL - HL+ss+CY	1	:	X	^	^	٠	Ü	٠	0:	ss) (010			·		10 HL 11 SP
	SBC HL. ss	HL - HL-m-CY	:	t	X	X	X	V	1	1		101 ss0 (ED	2	4	15	
	ADD IX. pp	IX - IX + pp	•	•	X	X	X	•	0	1	11	110	101	DD	2	4	15	pp Reg. 00 BC
																		01 DE 10 IX 11 SP
	ADD IY, rr	IY - IY + rr		•	х	x	X	•	0	ı		111		FD	2	4	15	rr Reg. 00 BC
											00	rrl (100					OI DE 10 IY
			_		x		x				00	68 0	011		1	1	6	ii SP
	INC ss INC IX	ss - ss + 1 IX - IX + 1	:	:	x		x	•	•	•	11	011 100	101		2	2	10	
	INC IY	IY = IY + I	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	10	
	DEC ss	85 - 85 - 1	:	:	X		X	:	:	:		ss1 011		DD	1 2	1 2	6 10	
	DEC 1X	1X - 1X - 1	•	٠		•	-	·		Ī	00	101	011	2B	2		10	
	DEC IY	IY - IY - 1		•	×	•	Х	•				101						
	00.10	any of the register pairs BC any of the register pairs BC any of the register pairs BC	DE	1X 51	۲.													
Rotate and Shift Group	RLCA	CY - 7-0		•)	K 0	x		0	1	oc	900	111	. 0	7	1	1 4	Rotate left circular accumulator.
	RLA					K 0	x		0		oc	010	111	1	7	1	1 4	Rotate left
									_		~	י חח	,,,		F	1	1 4	accumulator. Rotate right circular
	RRCA	A	-	•	2	a 0	X	•	U	' 1		, 001	414		•	-		accumulator.
	RRA	7-0-CY	٠.	•	1	x 0	X	•	0	· !	00	011	111	1	F	1	1 . 4	Rotate right accumulator.
	RLC r)	ı	ı	1	x 0	X	P	0	1		001		C	В	2	2 8	register r.
	RLC (HL)		1	. 1	:	x 0	Х	P	0) t	1	000	011		В	2	4 15	000 В
	RLC (IX+d)	(cv - [7 - 0 -) ,		,	x 0	×	t P) 1	1	011	10	ı D		4	6 2	010 D
	nLC (IA + B)	r,(HL),(IX+d),(IY+d)	, '	•		. •					11	1 001 - d	011	ı c	В			100 H 101 L
		1										000			_		6 2	111 A
	RLC (IY + d)	J	1	1	:	X 0	X	P	0)	11	001	01	ı c		4	6 2	
		[cr] [70]-)				-				00	- d	110					Instruction format and states are as shown for RLC's.
	RL m	m=r,(HL).(IX+d).(IY+	rd)			X 0	Х	, P) 1		010	J					To form new opcode replace
	RRC m	7 - 0 CY m=r.(HL),(IX + d),(IY +	l 1	1		x 0)	C P		1		001)					DOD or RLC's with shown code.
																		WITE SHOWER COURT

Rotate and Shift Group'	Mnemonic	Symbolic Operation	8	z		Fle H	ıgı	P/V	×	с	Opcode 76 543 210	Hex		No.of M Cycles		Comments
Continued)	RR m	7 0 CY m = r,(HL),(IX + d),(IY + d)		ľ	x	0	x	P	0	ı	ஹ					
	SLA m	CY 7 0 0 m = r,(HL),(IX + d),(IY + d)	ı	1	X	0	X	P	0	1	100					
	SRA m	7 - 0 - CY m = r,(HL),(IX + d),(IY + d)	1	1	X	0	X	P	0	1	101					
		0 - T - 0 - CY m = r.(HL),(IX + d),(IY + d)	1	1	X	0	X	P	0	ı	(III)					
	RLD [7-43-0 7-43-0	1	:	X	0	X	P	0	•	11 101 101 01 101 111		2	5	18	Rotate digit left and right between the accumulator
	RRD [7-43-0 7-43-0 A (HL)	ı	1	x	0	x	P	0	•	11 101 101 01 100 111	ED 67	2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected.
Bit Set, Reset	BIT b, r	Z - rb	x ·	1	x	}	x	x	0	•	11 001 011	СВ	2	2	8	r Reg.
and Test	BIT b, (HL)	z - (HL)b	X	ı	x	1	X	x	0	•	01 b r 11 001 011		2	3	12	001 C
Group	BIT b, (IX+d)	$b Z - (\overline{IX + d})b$	x	1	x	ì	x	x	0	•	01 b 110	DD	4	5	20	010 D 011 E
		-									11 001 011 - d -	CB				100 H 101 L
											01 Ь 110					111 A <u>b Bit Tested</u>
	BIT b, (IY+d)	_b Z – (Y + d) _b	x	ı	x	1	X	X	0	•	11 111 101 11 001 011 - d - 01 b 110		4	5	20	000 0 001 1 010 2 011 3 100 4 101 5
	SET b, r	n _b – i	•	•	x	•	x	•		•	11 001 011	СВ	2	2	8	111 7
	SET b. (HL)	(HL) _b = 1	•	•	x	•	x	•	•	•	11 001 011 11 b 110	СВ	2	4	15	
	SET b. (IX+d)	$(IX+d)_{b}=1$	•	•	X	•	x	•	•	•	11 011 101 11 001 011		4	6	23	
	SET b. (IY+d)	(1Y + d) _b - 1	•	•	x	•	x	•	•	•	11 111 101 11 001 011		•	6	23	
	RES b, m	$m_b = 0$ $m = \tau, (HL),$ $(IX + d),$ $(IY + d)$	•	•	x	•	x	•	•	•	<u>П</u> ь 110					To form new opcode replace of SET b, s with O Flags and time states for SET instruction.
	NOTES: The r	notation m _b indicates bit b (0 t	o 7)	or loc	celion	m.										
Jump	IP nn	PC - nn	•	•	x	•	x	•	•	•	11 000 011	СЗ	3	3	10	
Group	IP oc. nn	If condition oc is			x		x			•	- n -)	3	3	10	cc Condition 000 NZ non-zero
		true PC — nn, otherwise continue					•				- n -					001 Z zero 010 NC non-cerry 011 C carry 100 PO perity odd 101 PE parity even 110 P sign positive
	IR •	PC - PC+e	•	•		•				•	00 011 000 - •-2 -		2	3	12	111 M sign negative
	JR C, ●	If C = 0, continue If C = 1,	•	•	X	•	X	•	•	•	00 111 000		2	3	7 12	If condition not met. If condition is met.
		PC - PC++ If C = 1,			¥		¥				00 110 000	30	2	2	7	If condition not met.
	IR NC -		•	-	^	•	^	-	-		2 -		2	3	12	If condition is met.
	IR NC. ●	continue					u		_	_	60 101 600	. 26			7	
		continue If C = 0, PC - PC+e	_		-			•	•	•	00 101 000		2	2	1	If condition not met.
	IR NC. •	continue If C = 0, PC - PC+e If Z = 0 continue	•	•	x	•	^				6-2		_	_		
	1P Z, ⊕	continue If C = 0, PC - PC+e If Z = 0 continue If Z = 1, PC - PC+e	•										2	3	12	If condition is met.
		continue If $C = 0$, $PC - PC + e$ If $Z = 0$ continue If $Z = 1$,	•			•			•	•	00 100 000	20	2	2	7	If condition is met.
	1P Z, ⊕	continue If C = 0, PC - PC + e If Z = 0 continue If Z = 1, PC - PC + e If Z = 1, continue If Z = 1, continue If Z = 0,	•						•	•	00 100 000	20				If condition is met.
	1P Z, ⊕	continue If C = 0, PC - PC + e If Z = 0 continue If Z = 1, PC - PC + e If Z = 1, continue		•	x		• x	•			00 100 000	20	2	2	7	If condition is met.

16 2001-001

ump Group	Maemonic	Symbolic Operation		z		Flag H	P.	/¥ I		С		43	210	Hox	No.of Bytes	No.of M Cycles		Comment
Continued)	JP (1Y)	PC - IY	•	•	X	•	к •		•	•	11 1				2	2	В	
	DINZ. •	B B - 1 II B = 0.	•	•	X	•	х •	•	•	•	00 0	10	000		2	2	8.	II B = 0.
		continue If B ≠ 0,													2	3	13	If B ≠ 0.
		PC - PC+•																
		sents the extension in the religned two's complement num	ber in	the r	ange	< -	126,	129 >	٠.									
	•-2 in	the opcode provides an effe prior to the addition of a	ctive	ddres	s of	pc + e	as PC	C 18 11	ncre	mente	d							
								_						<u> </u>		5	17	
Call and	CALL nn	(SP - 1) PC _H (SP - 2) PC _L	•	•	X	•	X ·	•	•	•	-	n	101	CD	3	5	17	
leturn Group		PC - nn									-	n				3	10	If cc is false.
	CALL cc. nn	If condition cc is false	•	•	X	•	X	•	•	•	11	n	-		3	5	17	If on to true.
		continue, otherwise same as									-	n	-		,	3	.,	400000
		CALL nn												~~		•	10	
	RET	$PC_L - (SP)$ $PC_H - (SP+1)$	•	•	X	•	X	•	•	•	11 (UUI	001	Cg	1	3	10	
	RET cc	If condition	•		x	•	x	•	•	•	11	cc	000		1	1	5	li oc is false.
		oc is false continue,													1	3	13	If oc is true.
		otherwise same as																oc Condit
		RET					·	_	_			10.	101	EL.	2	4	14	001 Z mero 010 NC non-ce
	RETI	Return from interrupt	•	•	X	•	X	•	•	•	01	001	101	4D	2	• ;	14	011 C cerry 100 PO perity
	RETN ¹	Return from non-maskable	•	•	X	•	X	•	•	•			101		4	•	.,	101 PE parity 110 P sign p
		interrupt								_	.,		111		1	3	11	111 M2 sign n
	RST p	(SP-1) - PCH (SP-2) - PCL	•	•	X	•	X	•	•	•	"	t	111		•	•	••	000 00H
		PCH - 0 PCL - p																010 10H 011 18H
		I OL - P																
		roj - p																100 20H
		rot - b																100 20H 101 28H 110 30H
	MOTE INTE														<u>, </u>			100 20H 101 26H
	NOTE: 'RETN	loads IFF2 - IFF1			-										·			100 20H 101 26H 110 30H 111 38H
aput and	NOTE: 'RETN		•	•	x	•	x.	•	•	•	11			1 DB		3	11	100 20H 101 28H 110 30H 111 38H
	IN A, (n)	loads IFF ₂ - IFF ₁ A - (n) r - (C)	•	•		•			•	•	11	10	1 10	1 ED		3	11	100 20H 101 28H 110 30H 111 38H
	IN A, (n)	loads IFF2 - IFF1 A - (n)	•						•	•	11	10		1 ED				100 20H 101 28H 110 30H 111 38H n to A ₀ = A Acc. to A ₈
	IN A, (n)	loads IFF ₂ - IFF ₁ A - (n) r - (C) if r = 110 only the flags will be affected (HL) - (C)	• 1	0	x		x.	P			11 01	10	1 10	i ED	2			100 20H 101 28H 110 30H 111 38H a to A ₀ = A Acc. to A ₈ C to A ₀ = A B to A ₈ = A
	IN A, (n) IN r. (C) INI	loads IFF ₂ $-$ IFF ₁ $A = (n)$ $r = (C)$ if $r = 110$ only the flags will be affected $(HL) = (C)$ $B = B - 1$ $HL = HL + 1$		0-2	x x	t X	x x	P X	1	x	11 01 11 10	10	1 10 00	I ED	2	3	10	100 20H 101 28H 110 30H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A
	IN A. (n) IN r. (C)	loads IFF ₂ - IFF ₁		0	x x	t X	x x	P X	1	x	11 01 11 10	10 10 10	1 10 000 1 10 0 01 1 10	i ED	2	3 4 5 (II B≠	1: 10 2 0)	100 20H 101 28H 110 30H 111 38H n to Ag = J Acc. to Ag C to Ag = J B to Ag = J C to Ag = Z B to Ag = Z
	IN A, (n) IN r. (C) INI	loads IFF2 - IFF1		0-2	x x	t X	x x	P X	1	x	11 01 11 10	10 10 10	1 10 000 1 10 0 01 1 10	i ED	2 2	3 4 5	1: 1: 2 0)	100 20H 101 28H 110 30H 111 38H n to Ag = J Acc. to Ag C to Ag = J B to Ag = J C to Ag = Z B to Ag = Z
Input and Output Group	IN A. (n) IN r. (C) INI INI	loads IFF ₂ - IFF ₁ A - (n) r - (C) if r = 110 only the flegs will be affected (HL) - (C) B - B - 1 HL - HL + 1 (HL) - (C) B - B - 1 HL - HL + 1 Repeat until B = 0	x	① · ② · · ①	x x	x x	x x	P X X	1	x x	111 01 111 100	10 10 10 10 10 10	1 10 00 1 10 0 01 1 10 0 01	i ED 0 A2 0 A2 0 B2	2 2 2 2	3 4 4 5 (II B≠ 4	12 10 2 0) 10	100 20H 101 28H 110 30H 111 38H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A C to Ag = A
	IN A, (n) IN r. (C) INI	loads IFF2 - IFF1	x	① · ② · · · · · · · · · · · · · · · · ·	x x x	t X	x x	P X X	1	x x	111 01 111 100 111 100	10 10 10 10 10 10 10	1 10 00 0 01 1 10 0 01	i ED	2 2 2 2	3 4 5 (II B # 4 (II B =	1: 1: 2 0)	100 20H 101 28H 110 30H 111 38H 111 38H n to Ag = // Acc. to Ag C to Ag = // B to Ag = // C to Ag = // B to Ag = // B to Ag = //
	IN A. (n) IN r. (C) INI INI	loads IFF ₂ - IFF ₁	x	① · ② · · ①	x x x	t X X	x x	р х х	1 1	x x	111 011 101 111 100	100 100 100 110 110 110 110 110 110 110	1 10 00 01 1 10 00 01 1 10 01	i ED 0 A2 0 ED 0 B2	2 2 2 2	3 4 5 (II B # 4 4 4 5 5	12 10 2 0) 10 0)	100 20H 101 28H 110 30H 111 38H 110 30H 111 38H n to Ag - A Acc. to Ag C to Ag - A B to Ag - A B to Ag - A C to
	IN A. (n) IN r. (C) INI INIR	loads IFF2 - IFF1	x	① · ② · ① · ②	x x x	t X X	x x	р х х	1 1	x x	111 011 101 111 100	100 100 100 110 110 110 110 110 110 110	1 10 00 01 1 10 00 01 1 10 01	ED ED O AZ	2 2 2 2	3 4 4 5 (HB=	12 10 2 0) 10 0)	100 20H 101 20H 101 30H 110 30H 111 30H 111 30H Acc. to Ag C to Ag ~ i B to Ag ~ i C to Ag ~ i B to Ag ~ i C to Ag ~ i
	IN A. (n) IN r. (C) INI INIR INIR	loads IFF2 - IFF1	x	① · ② · ① · ②	x x x	t X X	x x x x	р х х	1 1	x x	111 001	100 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 11	1 100 000 1 100 0 01 1 100 0 01 1 100 1 101 1 101	11 ED 00 A3 ED 00 B3	2 2 2 2 2 2	3 4 5 (HB+ 4 (HB- 4 5 (HB+ 4	12 10 2 0) 10 0) 1 2 0) 1	100 20H 101 28H 110 30H 111 38H 111 38H n to Ag = J Acc. to Ag C to Ag = J B to Ag = J C to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J C to Ag = J B to Ag = J
	IN A. (n) IN r. (C) INI INIR IND INDR	loads IFF2 - IFF1	x	① · ② · ① · ②	x x x	x x x x	x x	р х х	1 1	x x	111 000	100 100 111 100 111 110 110 110 110 110	1 100 000 1 100 0 0 1 10	11 ED 0 A 2 ED 0 A 2 ED 0 A 2 ED 0 A 2 ED 0 B 2	2 2 2 2 2 2 2 2	3 4 4 5 (II B + 4 4 (II B - 4 4 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	12 16 2 0) 16 0) 1 1 2 0) 1	100 20H 101 20H 101 30H 110 30H 111 38H n to Ag = J Acc. to Ag C to Ag = J B to Ag = J C to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J
	IN A. (n) IN r. (C) INI INIR INIR	loads IFF2 - IFF1	x		x x x	x x x x	x x x x	р х х	1 1	x x	111 01 111 100 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110	100 100 11 100 11 100 11 100 11 100 11 100 11 100 11 100 11 11	1 100 000 1 100 0 0 1 10	I EDO AJ	2 2 2 2 2 2 2 2	3 4 5 (HB+ 4 (HB- 4 5 (HB+ 4	12 10 2 0) 10 0) 1 2 0) 1	100 20H 101 20H 101 30H 110 30H 111 38H n to Ag = J Acc. to Ag C to Ag = J B to Ag = J C to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J C to Ag = J B to Ag = J B to Ag = J
	IN A. (n) IN r. (C) INI INIR IND INDR	loads IFF ₂ - IFF ₁	x		x x x	x x x	, x x x x x x	р х х	1 1 1	x x x	111 001 111 100 111 110 110 111 110 110	100 100 111 111 111 111 111 111 111 111	1 10 00 01 10 00 01 10 00 01 10 00 01 10 00 0	I EDO AZ	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3 4 4 5 (II B + 4 4 (II B - 4 4 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	12 16 2 0) 16 0) 1 1 2 0) 1	100 20H 101 28H 110 30H 111 38H 110 30H 111 38H n to Ag - A Acc. to Ag B to Ag - A B to Ag - A B to Ag - A C to Ag - B C to Ag - B C to Ag - B B to Ag - A C to Ag - B C to
	IN A. (n) IN r. (C) INI INIR IND INDR OUT (n), A OUT (C) r	loads IFF2 - IFF1	х х «		x	x x x x	x x x x x x x	x x x x	1 1 1 •	x x x x x	111 100 111 100 111 110 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 110 110 111 110 11	100 100 11 100 11 11 11 11 11 11 11 11 1	1 100 000 11 100 00 01 11 100 10 01 10 01	I EDO AZZ	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 3	3 4 4 5 (H B = 4 4 (H B = 3 3 3 4 4	123 10 10 10 10 10 10 10 10 10 10 10 10 10	100 20H 101 28H 100 30H 110 30H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A C to Ag = A B to Ag = A C to Ag = A B to Ag = A C to Ag = B C to Ag = A C to Ag = B C
	IN A. (n) IN r. (C) INI INIR IND INDR OUT (n), A OUT (C) r	loads IFF2 - IFF1	x x		x	x x x x	x x x x x x x	x x x x	1 1 1 •	x x x	111 on 111 id	100 10 11 10 10 10 10 10 10 10 10 10 10	1 100 000 11 100 000 01 100 01 01	I EDO AZ	2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3	3 4 4 (HB= 4 (HB= 3 3 3 4 4 5 5 (HB= 5 5 (HB= 5 5 5)	122 14 14 14 14 14 14 14 14 14 14 14 14 14	100 20H 101 28H 101 30H 110 30H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A C to Ag = A B to Ag = A C to Ag = B C to Ag = A C to Ag = B C to Ag = A C to Ag = B C
	IN A. (n) IN r. (C) INI INIR IND INDR OUT (n), A OUT (C) r	loads IFF2 - IFF1	х х «		x	x x x x	x x x x x x x	x x x x	1 1 1 •	x x x x x	111 on 111 id	100 10 11 10 10 10 10 10 10 10 10 10 10	1 100 000 11 100 000 01 100 01 01	I EDO BA	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3 4 4 (HB= 4 (HB= 3 3 3 4 4 5 5 (HB= 5 5 (HB= 5 5 5)	12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	100 20H 101 28H 101 30H 110 30H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A C to Ag = A B to Ag = A C to Ag = B C to Ag = A C to Ag = B C to Ag = A C to Ag = B C
	IN A. (n) IN r. (C) INI INIR IND INDR OUT (n), A OUT (C) r	loads IFF2 - IFF1	x x x x x x x x x x x x x x x x x x x		x x x x x x x x x x x x x x x x x x x	x x x x x x x x	x x x x x x x	x x x x x x	1 1 1 · · · · · · · · · · · · · · · · ·	x x x x x x	111 100 111 110 110 110 110 110 110 110	100 100 101 11 100 101 11 100 11 11 11 1	1 100 001 100 011 100	I EDO BA	2 2 2 2 2 2 2 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 2 2 3 3 3 2 2 3 3 3 2 2 3 3 3 2 2 3 3 3 2 2 3 3 3 2 2 3 3 3 2 2 3 3 3 3 2 2 3 3 3 3 2 3	3 4 5 (HB= 3 3 4 (HB= 5 4 4 (HB= 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1:3 (4) (2) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	100 20H 101 28H 101 30H 110 30H 111 38H n to Ag = A Acc. to Ag C to Ag = A B to Ag = A C to Ag = A B to Ag = A C to Ag = B C to Ag = A C to Ag = B C to Ag = A C to Ag = B C

2001-001

Input and Output Group	Maemonic	Symboli Operatio			8 2		F1 H	ags .	P/V	N	c	Opcode No.of Mo.of M No.of T C 76 543 210 Hex Bytes Cycles States Comments
(Continued)	OTDR	(C) (HL) B B - 1 HL HL - 1 Repeat until B = 1 ig is set upon instructi			()	х	x	X	x	1	x	X 11 101 101 ED 2 5 21 C to A ₀ ~ A ₇ 10 111 011
	NOTE WETE	ig is set upon instructi		mplet	ion or	1iy				_		
Summary of Flag	Instruction		D7 8	z		H		P/V	N	D ₀		Comments
Operation	AND a OR s, XOR s INC s INC s DEC s ADD DD, ss ADC HL, ss SBC HL, ss SBC HL, ss, RLC m, RLC m, RLC m, SL SRA m; SRI RLD; RRD DAA CPL SCF	RRA; RRCA; RR m;	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	x x x x x x x x x x x x x x x x x x x	1 1 0 1 1 X X X 0 0	* * * * * * * * * * * * * * * * * * *	V V P P V V • V V • P P P • • • • • • •	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			8-bit add or add with carry. 8-bit subtract, subtract with carry, compare and negate accumulator. Logical operations. 8-bit increment. 8-bit decrement. 16-bit add. 16-bit add with carry. 16-bit subtract with carry. Rotate accumulator. Rotate and shift locations. Rotate digit left and right. Decimal adjust accumulator. Complement accumulator. Set carry.
	CCF IN r (C) INI, IND, OUT	II: OUTD	ì	:	X	Х О Х	X X X	P X	0			Complement carry. Input register indirect.
	INIR: INDR; C LDI; LDD LDIR; LDDR CPI; CPIR; CI	OTIR; OTDR	X X X X	X X X	X X X X	X 0 0 X	X X X X	X 0 1	0 0	:}		Block input and output. Z = 0 if B ≠ 0 otherwise Z = 0. Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0. Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
	LD A, I, LD A BIT b, e	, R	X	;	X	0	X X	IFF X	0	:		The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag. The state of bit biof location is is copied into the Z flag.
Symbolic	Symbol			Ори	orat	ion					_	Symbol Operation
Notation	S	Sign flag. S = Zero flag. Z = Parity or overflo V) share the sa his flag with the arithmetic oper- overflow of the	l if l if in ow f ime e pa ation resu	the the lag. flag arity ns ai	MSI Par Lo of i	B of it of rity (ogice the r t this V he	the (P) a sl or esuls flagon	opera bera It will g will par	eration tion hile ith t ity,	ion rflor s af he P/V	v fec	The flag is affected according to the result of toperation. The flag is unchanged by the operation. The flag is reset by the operation. The flag is set by the operation. X The flag is a "don't care." = V P/V flag affected according to the overflow results.

of the operation.

Refresh counter.

the operation.

5\$

R

n

P/V flag affected according to the parity result of

Any one of the CPU registers A, B, C, D, E, H, L.

Any 8-bit location for all the addressing modes

Any 16-bit location for all the addressing modes

Any one of the two index registers IX or IY.

allowed for the particular instruction.

allowed for that instruction.

8-bit value in range < 0, 255 >

16-bit value in range < 0, 65535 >.

I if the result of the operation is even, P/V = 0 if

result is odd. If P/V holds overflow, P/V = 1 if

operation produced a carry into or borrow from

Add/Subtract flag. N = 1 if the previous opera-

H and N flags are used in conjunction with the

decimal adjust instruction (DAA) to properly cor-

rect the result into packed BCD format following

Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.

addition or subtraction using operands with

Half-carry flag. H = 1 if the add or subtract

bit 4 of the accumulator.

tion was a subtract.

packed BCD format.

Н

H&N

С

the result of the operation produced an overflow.

Pin Descriptions

A₀-A₁₅. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (.utput, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

 D_0 - D_7 . Data Bus (input/output, active High, 3-state). D_0 - D_7 constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation.
IORQ is also generated concurrently with MI during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

MI. Machine Cycle One (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. MI, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

wart. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

CPU Timing


The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

The CPU samples the \overline{WAIT} input with the falling edge of clock state T_2 . During clock states T_3 and T_4 of an $\overline{M1}$ cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



NOTE: Tw-Wait cycle added when necessary for slow ancilliary devices.

Figure 5. Instruction Opcode Fetch

2005-882

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle,

 $\overline{\text{MREQ}}$ also becomes active when the address bus is stable. The $\overline{\text{WR}}$ line is active when the data bus is stable, so that it can be used directly as an R/ $\overline{\text{W}}$ pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically

inserts a single Wait state (T_w) . This extra Wait state allows sufficient time for an I/O port to decode the address from the port address lines.




NOTE: $T_{\mathbf{w}^*} = \mathbf{One} \ \mathbf{W}$ ait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special M1 cycle is generated.

During this $\overline{\text{M1}}$ cycle, $\overline{\text{IORQ}}$ becomes active (instead of $\overline{\text{MREQ}}$) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.



NOTE: i) T_L = Last state of previous instruction.


2) Two Wait cycles automatically inserted by CPU(*).

Figure 8. Interrupt Request/Acknowledge Cycle

Non-Maskable Interrupt Request Cycle.

NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a

normal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the $\overline{\text{NMI}}$ service routine located at address 0066H (Figure 9).




^{*}Although \overline{NM} is an asynchronous input, to quarantee its being recognized on the following machine cycle, \overline{NM} 's falling edge

must occur no later than the rising edge of the clock cycle preceding T_{LAST} .

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR

lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTE: TL = Last state of any M cycle.


 $T\chi$ = An arbitrary clock cycle used by requesting device.

Figure 10. Z-BUS Request/Acknowledge Cycle

23

Halt Acknowledge Cycle. When the CPU receives a Halt instruction, it executes NOP states until either an INT or NMI input is

received. When in the Halt state, the \overline{HALT} output is active and remains so until an interrupt is received (Figure 11).



NOTE: INT will also force a Halt exit.

See note, Figure 9.

Figure 11. Halt Acknowledge Cycle

Reset Cycle. RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes

inactive, three internal T cycles are consumed before the <u>CPU</u> resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be to location 0000 (Figure 12).




Figure 12. Reset Cycle

IC Char	acteristics		780	CPU	7.80 A	CPU	Z80B	CPU	Z80H	CPU†
Number	Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Min	Max
1	TcC	Clock Cycle Time	400°		250°		165*		125*	
2	TwCh	Clock Pulse Width (High)	180*		110*		6 5*		55*	
3	TwC!	Clock Pulse Width (Low)	180	2000	110	2000	6 5	2000	55	2000
4	TíC	Clock Fall Time	_	30	_	30	_	20	_	10
5	TrC	Clock Rise Time		 30		 30 		<u> </u>		 10 ·
6	TdCr(A)	Clock 1 to Address Valid Delay	_	145	_	110		90		80
7	TdA(MREQf)	Address Valid to MREQ 1 Delay	125*		65 *	_	35*	_	20*	_
8	TdCt(MREQt)	Clock I to MREQ I Delay		100		8 5	_	70	_	60
9	TdCr(MREQr)	Clock 1 to MREQ 1 Delay	_	100		8 5	_	. 70	_	6 0
10 —	TwMREQh	- MREQ Pulse Width (High) ——			110*-		 65*		 45*·	
11	TwMREQ1	MREO Pulse Width (Low)	360*	_	220°		135*	_	100*	_
12	TdCf(MREQr)	Clock I to MREQ 1 Delay	_	100	_	8 5	_	70	_	6 0
13	TdCf(RDf)	Clock to RD Delay		130		95		80	_	70
14	TdCr(RDr)	Clock 1 to RD 1 Delay	_	100	_	8 5	_	70	_	60
15 —	- TsD(Cr)	- Data Setup Time to Clock 1	50 -		35 -		 30 -		30 -	
16	ThD(RDr)	Data Hold Time to RD 1		0	_	0		0	_	0
17	TsWAIT(Cf)	WAIT Setup Time to Clock 4	70		70	_	60	_	50	_
18	ThWAIT(Cf)	WAIT Hold Time after Clock	_	0	_	0	_	0	_	0
19	TdCr(M1f)	Clock ! to MI Delay		130	_	100	_	80	_	70
20 —	- TdCr(Mlr)	- Clock 1 to MI 1 Delay -		 130 		100		: 8 0 	- -	 7 0
21	TaCr(RFSHi)	Clock I to RFSH Delay	_	180	_	130		110	_	95
22	TdCr(RFSHr)	Clock 1 to RFSH 1 Delay	_	150	_	120	_	100	_	85
23	TdCi(RDr)	Clock I to RD 1 Delay	_	110	_	8 5	_	70	_	60
24	TdCr(RDf)	Clock ! to RD Delay		100		85	_	70	_	60
25 —	- TsD(Cf) -	 Data Setup to Clock 1 during — M₂, M₃, M₄ or M₅ Cycles 	 60 ·		50 -		 40 -		30 -	
26	TdA(IORQf)	Address Stable prior to IORQ 1	320*		180*	_	110	_	75°	_
27	TdCr(IORQf)	Clock 1 to IORQ Delay		90		75		6 5	_	55
28	TdCf(IORQr)	Clock I to IORQ 1 Delay	_	110	_	8 5		70	_	60
29	TdD(WRf)	Data Stable prior to WR	190°	·	80*	_	25*	_	5*	_
30 —	– TdCf(WRf) –	- Clock I to WR I Delay		 9 0 -		 8 0 -		 7 0 -		60
31	TwWE	WR Pulse Width	3601	. –	220*	_	135*	· –	100°	_
32	TdCf(WRr)	Clock I to WR Delay	_	100	_	80	_	70	_	60
33	TdD(WRf)	Data Stable prior to WR	201	• -	-10	-	-55	• _	55*	_
34	TdCr(WRf)	Clock 1 to WR Delay	-	80	_	65	_	60		5
	– TdWRr(D) –	– Data Stable from WR 1 ———	120°	•——	60:		30		15	· - -
36	TdCf(HALT)	Clock I to HALT 1 or I	_	300	_	300	_	260	_	22
37	TwNMI	NMI Pulse Width	80		80	_	70	_	601	• –
38		BUSREQ Setup Time to Clock 1	80		50		50		40	_

^{*}For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.
† Units in nanoseconds (ns). All timings are preliminary and

subject to change.

AC Cha	racteristics (Cor	ntinued)								
Number	Symbol	Parameter	Z80 Min	CPU Max	Z80A Min	CPU Max	Z80 M in	B CPU Max	Z80H Min	CPU [.] Max
39	ThBUSREQ(Cr)	BUSREO Hold Time after Clock 1	0	_	0		0		0	_
40	- TdCr(BUSACKf)	-Clock 1 to BUSACK Delay		120		– 100 –		 9 0		80
41	TdCf(BUSACKr)	Clock I to BUSACK Delay	_	110		100	*****	90		80
42	TdCr(Dz)	Clock 1 to Data Float Delay		90		90		80		70
43	TdCr(CTz)	Clock 1 to Control Outputs Float Delay (MREQ, IORQ, RD, and WR)		110	_	80	_	70	_	60
44	TdCr(Az)	Clock † to Address Float Delay	_	110		90		80	_	70
45	TdCTr(A)	-MREQ 1, IORQ 1, RD 1, and WR 1 to Address Hold Time	- 160°		 80°	,	35*		20*-	- –
46	TsRESET(Cr)	RESET to Clock ! Setup Time	90	_	60	_	60		4 5	_
47	ThRESET(Cr)	RESET to Clock 1 Hold Time	_	0	_	0	_	0	_	0
48	TsINTf(Cr)	INT to Clock ! Setup Time	80	_	80	_	70		55	_
49	ThINTr(Cr)	INT to Clock Hold Time	_	0		0		0	_	0
50 —	TdM1f(IORQf)	-MI I to IORQ I Delay	- 920°		565 * -		365°		— 270*·	
51	TdCf(IORQf)	Clock I to IORQ I Delay	_	110	_	8 5	_	70	_	60
52	TdCf(IORQr)	Clock 1 to IORQ 1 Delay	_	100	_	85		70		60
53	TdCf(D)	Clock I to Data Valid Delay	_	230	_	150	_	130	_	115

^{*}For clock periods other than the minimums shown in the table, calculate parameters using the following expressions. Calculated values above assumed TrC = TfC = 20 ns.

† Units in nanoseconds (ns). All timings are preliminary and express to above.

Footnotes to AC Characteristics

Number	Symbol	290	200A	Z80B
1	TcC	TwCh + TwCl + TrC + TfC	TwCh + TwCl + TrC +TfC	TwCh + TwCl + TrC + TfC
2	TwCh	Although static by design, TwCh of greater than 200 µs is not guaranteed	Although static by design, TwCh of greater than 200 μs is not guaranteed	Älthough static by design, TwCh of greater than 200 μs is not guaranteed
7	-TdA(MREQf) -	-TwCh + TfC - 75	-TwCh + TfC - 65	-TwCh + TfC - 50-
10	TwMREQh	TwCh + TfC - 30	TwCh + TfC - 20	TwCh + TfC - 20
11	TwMREQ1	TcC - 40	TcC - 30	TcC - 30
26	TdA(IORQf)	TcC - 80	TcC - 70	TcC - 55
29	TdD(WRf)	TcC - 210	TeC - 170	TcC - 140
31	TwwR	TcC - 40	-TcC - 30	- TcC - 30-
3 3	TdD(WRf)	TwC1 + TrC - 180	TwC1 + TrC - 140	TwC1 + TrC - 140
35	TdWRr(D)	TwCl + TrC - 80	TwCl + TrC - 70	TwCl + TrC - 55
45	TdCTr(A)	TwC1 + TrC - 40	TwCl + TrC - 50	TwCl + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TfC - 80	2TcC + TwCh + TfC - 65	2TcC + TwCh + TfC - 50

AC Test Conditions:

VIH = 2.0 V

VIL = 0.8 V

VIHC = V_{CC} -0.6 V

VILC = 0.45 V

V_{OH} = 2.0 V V_{OL} = 0.8 V FLOAT = ±0.5 V

subject to change.


ation above those indicated in the operational sections are specifications is not implied. Exposure to absolute mum rating conditions for extended periods may affect are reliability.
1

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND-(0 V). Positive current flows into the referenced pin. Available operating temperature ranges are:

- $S^* = 0^{\circ}C \text{ to } +70^{\circ}C,$ +4.75 $V \le V_{CC} \le +5.25 V$
- $E^* = -40$ °C to +85°C, +4.75 V \leq V_{CC} \leq +5.25 V
- $M^* = -55^{\circ}C \text{ to } + 125^{\circ}C,$ + 4.5 $V \le V_{CC} \le +5.5 V$

All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.



DC Characteristics

Symbol	Parameter	Min	Max	Unit	Test Condition
$v_{\rm ILC}$	Clock Input Low Voltage	-0.3	0.45	V	
V _{IHC}	Clock Input High Voltage	V _{CC} 6	V _{CC} + .3	V	
V _{IL}	Input Low Voltage	-0.3	0.8	V	
V _{IH}	Input High Voltage	2.0	\mathbf{v}_{CC}	V	
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = 1.8 \text{ mA}$
v _{oh}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu\text{A}$
icc	Power Supply Current Z8 0 Z8 0 A Z8 0 B		150 ¹ 200 ² 200	mA mA mA	
I_{Ll}	Input Leakage Current		10	μA	$V_{IN} = 0 \text{ to } V_{CC}$
\mathbf{I}_{LO}	3-State Output Leakage Current in Float	-10	103	μA	$V_{OUT} = 0.4 \text{ to } V_{CC}$

- 1. For military grade parts, I_{CC} is 200 mA
- 2. Typical rate for Z80A is 90 mA.

3. A₁₅-A₀, D₇-D₀, MREQ, IORQ, RD, and WR.

Capacitance	Symbol	Parameter	Min	Max	Unit	Note
	C _{CLOCK}	Clock Capacitance		35	рF	
	CIN	Input Capacitance		5	рF	Unmeasured pins returned to ground
	COUT	Output Capacitance		10	рF	

TA = 25°C, 1 = 1 MHz.

^{*}See Ordering Information section for package temperature range and product number.

Ordering Information	Product Number	Package Temp	/ Speed	Description	Product Number	Package/ Temp	Speed	Description
	Z8 4 00	CE	2.5 MHz	Z80 CPU (40-pin)	Z8400 A	CMB	4.0 MHz	Z80A CPU (40-pin)
	Z8400	СМ	2.5 MHz	Same as above	Z8400 A	CS	4.0 MHz	Same as above
	28400	СМВ	2.5 MHz	Same as above	Z8400 A	DE ·	4.0 MHz	Same as above
	Z8400	CS	2.5 MHz	Same as above	Z8400A	DS	4.0 MHz	Same as above
	Z8400	DE	2.5 MHz	Same as above	Z8400A	PE	4.0 MHz	Same as above
	Z8400	ĎS	2.5 MHz	Same as above	Z8400A	PS	4.0 MHz	Same as above
	Z8400	PE	2.5 MHz	Same as above	Z8400B	CS	6.0 MHz	Z80B CPU (40-pin)
	Z8400	PS	2.5 MHz	Same as above	Z8400B	DS	6.0 MHz	Same as above
	Z8400A	CE	4.0 MHz	Z80A CPU (40-pin)	Z8400B	PS	6.0 MHz	Same as above
	Z8400A	СМ	4.0 MHz	Same as above				

^{*}NOTES: C = Ceramic, D = Cerdip, P = Plastic; E = -40°C to +85°C, M = -55°C to +125°C, MB = -55°C to +125°C with MIL-STD-883 Class B processing, S = 0°C to +70°C.